# PBL 3762A, PBL 3762A/4 Subscriber Line Interface Circuit

## Description

The PBL 3762A Subscriber Line Interface Circuit (SLIC) is a bipolar integrated circuit in 90 V technology which replaces the conventional transformer based analog line interface circuit in Digital Loop Carrier, PABX and other telecommunications equipment with a modern, compact solid state design. Not only is required PCB area reduced, but lesser component weight and height result as well. The PBL 3762A has been optimized for low cost and to require only a minimum of external components.

The PBL 3762A is an improved version of the PBL 3762. The PBL 3762A programmable, resistive battery feed system can operate with

battery supply voltages down to 21 V to reduce line card power dissipation.

The SLIC incorporates loop current, ground key and ring trip detection functions as well as a ring relay driver.

Two- to four-wire and four- to two-wire voice frequency (vf) signal conversion is accomplished by the SLIC in conjunction with either a conventional CODEC/filter or with a programmable CODEC/filter (e.g. SLAC, SiCoFi, Combo II). The programmable line terminating impedance could be complex or real to fit every market.

Longitudinal line voltages are suppressed by a feedback loop in the SLIC. Longitudinal balance specifications exceed Bellcore and EIA requirements.

The PBL 3762A has an external saturation guard programming resistor while the PBL 3762A/4 has a preset open loop voltage of 45V.

The PBL 3762A and PBL 3762A/4 packages are 22-pin dual-in-line or 28-pin PLCC.



- Battery feed characteristics programmable via external resistors; feed characteristics independent of SLIC battery supply variations
- Battery supply voltage as low as 21 V for power efficient line card designs
- · Ring relay driver
- Loop current, ground key and ring trip detection functions
- Programmable loop current detector threshold
- Hybrid function with all types of CODEC/filter devices
- Programmable line terminating impedance, complex or real
- On-hook transmission
- Longitudinal balance specifications in excess of Bellcore and EIA requirements
- Low 35 mW @-24 V on-hook power dissipation
- Tip-ring open circuit state for subscriber loop power denial
- -40°C to +85°C ambient temperature range





Figure 1. Block diagram.

## **Maximum Ratings**

Parameter	Symbol	Min	Max	Unit
Temperature, Humidity				
Storage temperature range	T <sub>Stg</sub>	-60	+150	°C
Operating junction temperature range	T	-40	+140	°C
Storage humidity, Note 1	RH	5	95	% RH
Power supply, $-40^{\circ}C \le T_{Amb} \le 85^{\circ}C$				
V <sub>cc</sub> with respect to AGND	V <sub>cc</sub>	-0.5	6.5	V
V <sub>EE</sub> with respect to AGND	V <sub>EE</sub>	-6.5	0.5	V
V <sub>Bat</sub> with respect to BGND	$V_{Bat}$	-70	V <sub>EE</sub> +0.6	V
Power dissipation				
Continuous power dissipation at $T_{Amb} \le 70 \text{ °C}$	P <sub>D</sub>		1.5	W
Peak power dissipation at $T_{Amb} \le 70 \text{ °C}$ , t < 100 ms, $t_{Rep} > 1 \text{ sec.}$	P <sub>DP</sub>		4	W
Ground				
Voltage between AGND and BGND	V <sub>G</sub>	-0.3	0.3	V
Relay driver				
Ring relay supply voltage	V <sub>RRly</sub>	0	V <sub>Bat</sub> +75	V
Ring relay current	RRly		50	mA
Ring trip comparator				
Input voltage	$V_{dt}, V_{dr}$	V <sub>Bat</sub>	0	V
Input current	I <sub>DT</sub> , I <sub>DR</sub>	-5	5	mA
Digital inputs, outputs (C1, C2, E0, E1, DET)				
Input voltage	V <sub>ID</sub>	0	V <sub>cc</sub>	V
Output voltage (DET disabled)	V <sub>od</sub>	0	V <sub>cc</sub>	V
Output current (DET enabled)	I <sub>OD</sub>		5	mA
TIPX and RINGX terminals, $-40^{\circ}C < T_{Amb} < 85^{\circ}C$ , $V_{Bat} = -50V$				
TIPX or RINGX voltage, continuous (referenced to AGND), Note 2	$V_{TA}, V_{RA}$	V <sub>Bat</sub>	2	V
TIPX or RINGX, pulse < 10 ms, t <sub>Rep</sub> > 10 s, Note 2	V <sub>TA</sub> , V <sub>RA</sub>	V <sub>Bat</sub> -20V	5	V
TIPX or RINGX, pulse < 1 μs, t <sub>Ren</sub> > 10 s, Note 2	V <sub>TA</sub> , V <sub>RA</sub>	V <sub>Bat</sub> -40V	10	V
TIP or RING, pulse < 250 ns, t <sub>Rep</sub> > 10 s, Note 3	V <sub>TA</sub> , V <sub>RA</sub>	V <sub>Bat</sub> -70V	15	V
TIPX or RINGX current	I <sub>LT</sub> , I <sub>LR</sub>		70	mA

## **Recommended Operating Conditions**

Parameter	Symbol	Min	Max	Unit
V <sub>cc</sub> with respect to AGND	V <sub>cc</sub>	4.75	5.25	V
V <sub>EE</sub> with respect to AGND	V <sub>EE</sub>	-5.25	-4.75	V
V <sub>Bat</sub> with respect to BGND, Note 4	V <sub>Bat</sub>	-58	-24	V

## Notes

- 1. Applicable for ceramic package.
- 2. A diode in series with the V<sub>Bat</sub> input increases the permitted continuous voltage and pulse < 10ms to -70V. A pulse  $\leq$  1µs is increased to the greater of |-70V| or |V<sub>Bat</sub> 40V|.
- 3.  $R_{F1}$ ,  $R_{F2} \ge 20 \Omega$  is also required. Pulse is supplied to TIP and RING outside  $R_{F1}$ ,  $R_{F2}$ .
- 4.  $-24 \text{ V} < \text{V}_{\text{Bat}} < -21 \text{ V}$  may be used in applications requiring maximum vf signal amplitudes less than 3  $\text{V}_{\text{Pk}}$  (8.75 dBm, 600  $\Omega$ ).

## **Electrical Characteristics**

-40 °C  $\leq T_{Amb} \leq 85$  °C, Note 10,  $V_{CC} = +5V \pm 5$  %,  $V_{EE} = -5V \pm 5$ %,  $V_{Bat} = -48V$ , AGND = BGND,  $R_{SG} = 20k\Omega$  (for PBL 3762A/4  $R_{SG} = 0\Omega$ ),  $R_{DC1} = R_{DC2} = 20 k\Omega$ .  $Z_L = 600 \Omega$ ,  $C_{HP} = 10 \text{ nF}$ ,  $C_{DC} = 3.3 \mu\text{F}$  unless otherwise specified. All pin number references in the text and figures refer to the 22-pin DIP unless otherwise specified.

Parameter	Ref fig	Conditions	Min	Тур	Мах	Unit
Two-wire port						
Overload level, V <sub>TRO</sub>	2	$Z_{L} = 600 \Omega$ , 1% THD, Note 1	3.1			$V_{_{\text{Peak}}}$
Input impedance, Z <sub>TR</sub>		Note 2				- Out
Longitudinal impedance, Z <sub>LoT</sub> , Z <sub>LoR</sub>		0 < f < 100 Hz		10	35	Ω/wire
Longitudinal current limit, ILOT, ILOR		active state		27		mA <sub>rms</sub> /wire
		stand-by state		8,5		mA <sub>rms/</sub> wire
Longitudinal to metallic balance, B		IEEE standard 455-1985				
		$0.2 \text{ kHz} \le \text{f} \le 3.4 \text{ kHz}$				
		$0^{\circ}C \leq T_{Amb} \leq 70^{\circ}C$	63	70		dB
		$-40^{\circ}C \le T_{Amb} \le 85^{\circ}C$	55	70		dB
Longitudinal to metallic balance, B <sub>LME</sub>	3	$0.2 \text{ kHz} \le f \le 3.4 \text{ kHz}$				
		$B_{LFE} = 20 \bullet Log \left  \frac{E_{Lo}}{V_{TE}} \right $				
		$0^{\circ}C \leq T_{Amb} \leq 70^{\circ}C$	63	70		dB
		$-40^{\circ}C \le T_{Amb} \le 85^{\circ}C$	55	70		dB
Longitudinal to four-wire balance, $B_{_{\text{LFE}}}$	3	$0.2 \text{ kHz} \le f \le 3.4 \text{ kHz}$				
		$B_{LFE} = 20 \bullet Log \left  \frac{E_{LO}}{V_{TX}} \right $				
		$0^{\circ}C \leq T_{Amb} \leq 70^{\circ}C$	63	70		dB
		$-40^{\circ}C \le T_{Amb} \le 85^{\circ}C$	55	70		dB
Metallic to longitudinal balance, B <sub>MLE</sub>	4	$0.2 \text{ kHz} \le f \le 3.4 \text{ kHz}$	50	55		dB
		$B_{MLE} = 20 \bullet Log \left  \frac{E_{TR}}{V_{Lo}} \right , E_{RX} = 0$				
Four-wire to longitudinal balance, $B_{_{FLE}}$	4	$0.2 \text{ kHz} \le f \le 4.0 \text{ kHz}$	50	55		dB
		$B_{FLE} = 20 \bullet Log \left  \frac{E_{RX}}{V_{LL}} \right $				
		E <sub>TR</sub> source removed				



$$\frac{1}{\omega C} << R_{L}, R_{L} = 600 \ \Omega$$

 $R_{T} = 600 \text{ k}\Omega, R_{RX} = 300 \text{ k}\Omega$ 

Figure 3. Longitudinal to metallic ( $B_{LME}$ ) and Longitudinal to four-wire ( $B_{LFE}$ ) balance.

 $\frac{1}{\omega C} << 150 \ \Omega, \ \mathsf{R}_{_{\mathsf{LR}}} = \mathsf{R}_{_{\mathsf{LT}}} = 300 \ \Omega$ 

 $R_{_{T}}$  = 600 k $\Omega$ ,  $R_{_{RX}}$  = 300 k $\Omega$ 





# PBL 3762A

ERICSSON	$\leq$
----------	--------

Parameter	Ref fig	Conditions	Min	Тур	Max	Unit
Two-wire return loss, r		$r = 20 \bullet \text{Log}  \frac{ Z_{\text{TR}} + Z_{\text{L}} }{ Z_{\text{TR}} - Z_{\text{L}} }$				
		$Z_{TR} \approx Z_{L} = \text{nom. } 600 \ \Omega$				
		$0.2 \text{ kHz} \le \text{f} \le 0.5 \text{ kHz}$	25			dB
		$0.5 \text{ kHz} \le f \le 1.0 \text{ kHz}$	27			dB
		1.0 kHz $\leq$ f $\leq$ 3.4 kHz, Note 3	23			dB
TIPX idle voltage, V <sub>Ti</sub>		3762A, active, $I_{L} = 0$		- 3		V
		$3762A/4$ , active, $I_{L} = 0$		-1.5		V
		stand-by, $I_{L} = 0$		0.6		V
RINGX idle voltage, V <sub>Ri</sub>		3762A, active, $I_{L} = 0$		- 45		V
		$3762A/4$ , active, $I_{L} = 0$		- 46.5		V
		stand-by, $I_{L} = 0$		- 48		V
TIPX-RINGX open loop		3762A, I <sub>1</sub> = 0, R <sub>SG</sub> = 20 kΩ		42.0		V
metallic voltage, V <sub>TR</sub>		$3762A/4$ , $I_{L} = 0$ , $R_{SG} = 0 \Omega$ , $V_{Bat} = -52V$	43.0	45.0	47.0	V
Four-wire transmit port (V <sub>TX</sub> )						
Overload level, V <sub>TXO</sub>	5	Load impedance > 20 k $\Omega$ ,	3.1			$V_{_{Peak}}$
		1% THD, Note 4				
Output offset voltage, $\Delta V_{TX}$		$0^{\circ}C \le T_{Amb} \le 70^{\circ}C$	-30		30	mV
		$-40^{\circ}C \le T_{Amb} \le 85^{\circ}C$	-40		40	mV
Output impedance, z <sub>TX</sub>		$0.2 \text{ kHz} \le f \le 3.4 \text{ kHz}$		<5	20	Ω
Four-wire receive port (RSN)						
Receive summing node (RSN) dc voltage		I <sub>RSN</sub> = 0 mA		0		V
Receive summing node (RSN) impedance		$0.2 \text{ kHz} \le f \le 3.4 \text{ kHz}$		<10	20	Ω
Receive summing node (RSN)		$0.3 \text{ kHz} \le f \le 3.4 \text{ kHz}$		1000		ratio
current $(I_{RSN})$ to metallic loop current $(I_{L})$						
gain, $\alpha_{_{\rm RSN}}$						
Frequency response						
Two-wire to four-wire, g <sub>2-4</sub>	6	$0.3 \text{ kHz} \le f \le 3.4 \text{ kHz}$				
		relative to 0 dBm, 1.0 kHz. $E_{RX} = 0 V$				
		$0^{\circ}C \leq T_{Amb} \leq 70^{\circ}C$	-0.13		0.13	dB
		$-40^{\circ}C \le T_{Amb} \le 85^{\circ}C$	-0.20		0.20	dB



PBL 3762A

VTX 21

RSN 19 Ż

 $R_T$ 

₩ R<sub>RX</sub>

TIPX 5

RINGX 6 Figure 4. Metallic to longitudinal and four-wire to longitudinal balance

 $\frac{1}{\omega C} << 150 \ \Omega, \ \mathsf{R}_{_{\mathsf{LT}}} = \mathsf{R}_{_{\mathsf{LR}}} = 300 \ \Omega$ 

$$R_{T} = 600 \text{ k}\Omega, R_{RX} = 300 \text{ k}\Omega$$

Figure 5. Overload level,  $V_{_{TXO'}}$  four-wire transmit port

$$\frac{1}{\omega C} << R_{\scriptscriptstyle L}, \, R_{\scriptscriptstyle L} = 600 \; \Omega$$

V<sub>TX</sub>

E<sub>RX</sub>

$$R_T = 600 \text{ k}\Omega, R_{RX} = 300 \text{ k}\Omega$$

 $\mathsf{R}_\mathsf{L}$ 

ΕL

⊣⊢

I<sub>Ldc</sub>

 $V_{TR}$ 

# PBL 3762A

Parameter	Ref fig	Conditions	Min	Тур	Мах	Unit
Four-wire to two-wire, g <sub>4-2</sub>	6	$0.3 \text{ kHz} \le f \le 3.4 \text{ kHz}$				
		relative to 0 dBm, 1.0 kHz. $E_1 = 0 V$				
		$0^{\circ}C \le T_{Amb} \le 70^{\circ}C$	-0.13		0.13	dB
		$-40^{\circ}C \le T_{Amb} \le 85^{\circ}C$	-0.20		0.20	dB
Four-wire to four-wire, g <sub>4-4</sub>	6	$0.3 \text{ kHz} \le f \le 3.4 \text{ kHz}$				
- 4-4		relative to 0 dBm, 1.0 kHz. $E_1 = 0 V$				
		$0^{\circ}C \le T_{Amb} \le 70^{\circ}C$	-0.13		0.13	dB
		$-40^{\circ}C \le T_{Amb} \le 85^{\circ}C$	-0.20		0.20	dB
Insertion loss						
Two-wire to four-wire, G <sub>2-4</sub>	6	0 dBm, 1.0 kHz, Note 5				
		$G_{2-4} = 20 \bullet Log \left  \frac{V_{TX}}{V_{TR}} \right , E_{RX} = 0$				
		$0^{\circ}C \le T_{Amb} \le 70^{\circ}C$	-0.13		0.13	dB
		$-40^{\circ}C \le T_{Amb} \le 85^{\circ}C$	-0.20		0.20	dB
Four-wire to two-wire, G <sub>4-2</sub>	6	0 dBm, 1.0 kHz, Notes 5, 6				
		$G_{4-2} = 20 \bullet Log \left  \frac{V_{TR}}{E_{RX}} \right , E_{G} = 0$				
		$0^{\circ}C \leq T_{Amb} \leq 70^{\circ}C$	-0.13		0.13	dB
		$-40^{\circ}C \le T_{Amb} \le 85^{\circ}C$	-0.20		0.20	dB
Gain tracking						
Two-wire to four-wire	6	Ref10 dBm, 1.0 kHz, Note 7				
		-40 dBm to +3 dBm	-0.1		0.1	dB
		-55 dBm to -40 dBm	-0.2		0.2	dB
Four-wire to two-wire	6	Ref10 dBm, 1.0 kHz, Note 8				
		-40 dBm to +7 dBm	-0.1		0.1	dB
		-55 dBm to -40 dBm	-0.2		0.2	dB
Noise						
Idle channel noise at two-wire		C-message weighting		8.5	12.0	dBrnC
(TIPX-RINGX) or four-wire ( $V_{Tx}$ ) output		Psophometrical weighting		-81.5	-78	dBmp
		Note 9				-
Harmonic distortion						
Two-wire to four-wire		0 dBm, 1.0 kHz test signal		-65	-54	dB
Four-wire to two-wire		$0.3 \text{ kHz} \le f \le 3.4 \text{ kHz}$		-65	-54	dB
Battery feed characteristics						
Active state loop current, I		50	0.9•I	I,	1.1•I	mA
tolerance range	I	$L = \frac{1}{R_{L} + \frac{R_{DC1} + R_{DC2}}{50}}$	L	-	L	
Stand-by state loop current, I <sub>L</sub> ,		$I_{L} = \frac{ V_{Bat} ^{-3}}{R_{L} + 1800} T_{Amb} = 25 \text{ °C}$	0.80 • I <sub>L</sub>	I	1.20 • I	mA
tolerance range		$r_{L} = \frac{1}{R_{L} + 1800}$ $r_{Amb} = 25$ C	-		-	

Figure 6. Frequency response, insertion loss, gain tracking.

 $\frac{1}{\varpi C} << \mathsf{R_{L}}, \, \mathsf{R_{L}} = 600 \; \Omega$ 

 $\mathsf{R}_{_{\mathrm{T}}}$  = 600 k $\Omega$ ,  $\mathsf{R}_{_{\mathrm{RX}}}$  = 300 k $\Omega$ 



## PBL 3762A

# ERICSSON 🔰

Parameter	Ref fig	Conditions	Min	Тур	Max	Unit
Loop current detector	-					
Loop current detector threshold, I		$R_p = 33 \text{ k}\Omega$				
		$^{\circ}$ 0°C $\leq$ T <sub>Amb</sub> $\leq$ 70°C	9.8	375/R <sub>p</sub>	12.8	mA
		$-40^{\circ}C \le T_{Amb} \le 85^{\circ}C$	9.0	375/R	13.7	mA
Ground key detector		АШИ		D		
$I_{LTIPX}$ and $I_{LRINGX}$ current difference, $\Delta I_{LOn}$ ,		$0^{\circ}C \leq T_{Amb} \leq 70^{\circ}C$	9	12	16	mA
to trigger the ground key detector		$-40^{\circ}C \le T_{Amb} \le 85^{\circ}C$	8	12	17	mA
$I_{\text{LTIPX}}$ and $I_{\text{LRINGX}}$ current difference, $\Delta I_{\text{LOFF}}$ ,		$0^{\circ}C \le T_{Amb} \le 70^{\circ}C$	4	7	11	mA
to return the triggered ground key		$-40^{\circ}C \le T_{Amb} \le 85^{\circ}C$	3	7	12	mA
detector to idle state			0	1	12	111/ \
Hysteresis, $\partial I_{LGK}$		$ \Delta I_{LOn} - \Delta I_{LOff} $				
Ligk		$0^{\circ}C \le T_{Amb} \le 70^{\circ}C$	3	5	8	mA
		$-40^{\circ}C \le T_{Amb} \le 85^{\circ}C$	0	5	9	mA
Ring trip detector		Amb		-	-	
$\frac{1}{\text{Offset voltage, } \Delta V_{\text{DTR}}}$		Source resistance, $R_s = 0 \Omega$	-20	0	20	mV
Input bias current, I <sub>B</sub>		$I_{B} = (I_{DT} + I_{DR})/2$	-500	-100		nA
Input resistance		אא ועי ס				
unbalanced			1			MΩ
balanced			3			MΩ
Input common mode range, V <sub>DT</sub> , V <sub>DR</sub>			V <sub>Bat</sub> +1		-2	V
Ring relay driver			Dai			
Saturation voltage, V <sub>QL</sub>		l <sub>oL</sub> = 25 mA		0.2	0.6	V
Off state leakage current, I		$V_{OH} = 12 \text{ V}$			10	μA
Digital inputs (C1, C2, E0, E1)		Un				•
Input low voltage, V			0		0.8	V
Input high voltage, V <sub>IH</sub>			2.0		V <sub>cc</sub>	V
Input low current, I		V <sub>11</sub> = 0.4 V	-		CC	
C1, C2		IL	-400			μA
E0, E1			-100			μΑ
Input high current, I <sub>IH</sub>		V <sub>IH</sub> = 2.4 V			40	μA
Detector output (DET)		111				-
Output low voltage, V		$I_{OL} = 2 \text{ mA}$			0.45	V
Output high voltage,V <sub>OH</sub>		$I_{OH} = 100 \mu\text{A}$	2.7			V
Internal pull-up resistor		011	8	15	25	kΩ
Delay time E0 to DET						
transition high to low, t <sub>DHL</sub>	7				1	μs
transition low to high, t <sub>DHL</sub>	7				2	μs
Power dissipation (V <sub>Bat</sub> = -48V)						
P <sub>1</sub>		Open circuit state, C1,C2 = 0, 0		40	70	mW
		Stand-by state,				
P <sub>2</sub>		C1, C2 = 1, 1; on-hook		60	85	mW
		Active state, $C1$ , $C2 = 0$ , 1				
P <sub>3</sub>		On-hook, $R_{L} = \infty \Omega$		200	300	mW
P <sub>4</sub>		Off-hook, $R_{L} = 600 \Omega$		1.1	1.3	W
		-				
Power supply currents				4 7	0.0	
V <sub>cc</sub> current, I <sub>cc</sub>		Open circuit state		1.7	2.9	mA
V <sub>EE</sub> current, I <sub>EE</sub>		C1, C2 = 0, 0		1.0	2.0	mA
V <sub>Bat</sub> current, I <sub>Bat</sub>		On-hook		0.6	1.3	mA
V <sub>cc</sub> current, I <sub>cc</sub>		Stand-by state		2.1	3.5	mA
V <sub>EE</sub> current, I <sub>EE</sub>		C1, C2 = 1, 1		1.0	2.0	mA
V <sub>Bat</sub> current, I <sub>Bat</sub>		On-hook		0.9	1.6	mA

# PBL 3762A

Parameter	Ref fig	Conditions	Min	Тур	Max	Unit
V <sub>cc</sub> current, I <sub>cc</sub>		Active state		5.1	8.0	mA
$V_{FF}$ current, $I_{FF}$		C1, C2 = 0, 1		2.0	3.5	mA
V <sub>Bat</sub> current, I <sub>Bat</sub>		On-hook		3.3	5.2	mA
Power supply rejection ratios						
V <sub>cc</sub> to 2- or 4-wire port		Active State	43	45		dB
V <sub>FF</sub> to 2- or 4-wire port		C1, C2 = 0, 1	40	45		dB
V <sub>Bat</sub> to 2- or 4-wire port		50 Hz < f< 3400 Hz, V <sub>n</sub> = 100mV <sub>rms</sub>	40	45		dB
V <sub>Bat</sub> to 2- or 4-wire port		$V_n = 2V_{PP}$ , Note 11	40	45		dB
Temperature Guard						
Junction threshold temperature, T <sub>JG</sub>				150		°C
Thermal resistance						
28-pin PLCC, $\theta_{RJP28plcc}$		Junction to terminals 3, 6, 10, 17, 24 connected together, Note 12		13		°C/W
22-pin CDIP, θ <sub>RJP22dip</sub>				30		°C/W



Figure 7. Detector output delay time.

### Notes

- 1. The overload level is specified at the two-wire port with the signal source at the four-wire receive port.
- 2. The two-wire impedance is programmable by selection of external component values according to:

 $Z_{\text{TRX}} = Z_{\text{T}} / |G_{2-4} \bullet \alpha_{\text{RSN}}|$  where:

- $Z_{TRX}$  = impedance between the TIPX and RINGX terminals
- Z<sub>T</sub> = programming network between the VTX and RSN terminals
- $G_{2-4}$  = transmit gain, nominally = 1

- $\alpha_{RSN}$  = receive current gain, nominally = -1000 (current defined as positive flowing into the receivesumm-ing node, RSN, and when flowing from tip to ring).
- 3. Higher return loss values can be achieved by adding a reactive component to R<sub>T</sub>, the two-wire terminating impedance programming resistance, e.g. by dividing R<sub>T</sub> into two equal halves and connecting a capacitor from the common point to ground. For R<sub>T</sub> = 560 k $\Omega$  this capacitor would be approximately 30 pF. Increasing C<sub>HP</sub> to 0.033  $\mu$ F improves low frequency return loss.

# PBL 3762A

ERICSSON 🔰

- 4. The overload level is specified at the four-wire transmit port,  $V_{TX}$ , with the signal source at the two-wire port. Note that the gain from the two-wire port to the four-wire transmit port is  $G_{2-4} = 1$ .
- 5. Fuse resistors  $R_F$  impact the insertion loss as explained in the text, section Transmission. The specified insertion loss is for  $R_F = 0$ .
- 6. The specified insertion loss tolerance does not include errors caused by external components.
- 7. The level is specified at the two-wire port.
- 8. The level is specified at the four-wire receive port and referenced to a 600  $\Omega$  impedance level.
- 9. The two-wire idle noise is specified with the port

terminated in 600  $\Omega$  (R<sub>L</sub>) and with the four-wire receive port grounded (E<sub>RX</sub> = 0; see figure 6).

The four-wire idle noise at VTX is specified with the twowire port terminated in 600  $\Omega$  (R<sub>L</sub>). The noise specification is referenced to a 600  $\Omega$  impedance level at VTX. The four-wire receive port is grounded (E<sub>Rx</sub> = 0).

- 10. The -40°C +85°C values are tested while the 0°C 70°C values are given as an indication.
- 11. PSRR for  $\rm V_{\scriptscriptstyle Bat}$  is reduced to min. 37 dB when the PLCC package is used.
- 12. Junction to ambient thermal resistance will be dependent on external thermal resistance from  $V_{\text{Bat}}$  terminals to ambient.



Figure 8. Pin configuration, 28-pin PLCC and 22-pin dual-in line package, top view.

## **Pin Descriptions**

Refer to figure 8. Note: All pin number references in the text and figures refer to the 22-pin DIP unless otherwise specified.

DIP	PLCC	Symbol	Description
1	21	HPR	Ring side of ac/dc separation capacitor $C_{HP}$ . Other end of $C_{HP}$ connects to pin 22, HPT.
2	22	RD	Off-hook detector programming resistor $R_{_D}$ in parallel with filter capacitor $C_{_D}$ connect from RD to VEE.
3 4	23 25	DT DR	Inputs to the ring trip comparator. With DR more positive than DT the detector output, $\overline{\text{DET}}$ (pin 14), is at logic level low, indicating off-hook condition. The ring trip network connects to these two inputs.
5 6	27 28	TIPX RINGX	The TIPX and RINGX pins connect to the tip and ring leads of the two-wire interface via overvoltage protection components and ring relay (and optional test relay).
7	2	BGND	Ground. Should be tied together with AGND (pin 18).
8	4	VCC	+5V power supply
9	5	RINGRLY	Ring relay driver output. Open collector. Sinks 50 mA to GND. Must be protected by external inductive kick-back diode.
10	6	VBAT	Battery supply voltage, -24V to -58V. Negative with respect to GND (pins 7, 18).
11	7	RSG	Saturation guard programming resistor, R <sub>sg</sub> , connects from this terminal to VEE (pin 20). Refer to section Battery feed for detailed information.
12	8	E1	TTL compatible enable input. Enables desired detector to be gated to the $\overline{\text{DET}}$ (pin 14) output. Refer to section Enable inputs for detailed information.
13	9	E0	TTL compatible enable input. Enables the $\overline{\text{DET}}$ (pin 14) output when set to logic level low and disables the $\overline{\text{DET}}$ output when set to logic level high. Refer to section Enable inputs for detailed information.
14	11	DET	Detector output. Inputs C1 (pin 16) and C2 (pin 15) together <u>with</u> enable inputs E0 (pin 13) and E1 ( <u>pin</u> 12) select one of the three detectors to be connected to the DET output. A logic low at the enabled DET output indicates a triggered detector condition. The DET output is open collector with internal pull-up resistor (approximately 15 k $\Omega$ to VCC (pin 8)).
15 16	12 13	C2 C1	C1 and C2 are TTL compatible inputs controlling the SLIC operating states. Refer to section Control inputs for details.
17	14	RDC	Constant current feed is programmed by two resistors connected in series from this pin to the receive summing node (RSN, pin 19). The resistor junction point is decoupled to GND to isolate the ac signal components.
18	15	AGND	Ground. Should be tied together with BGND (pin 7).
19	16	RSN	Receive summing node. 1 000 times the current (dc and ac) flowing into this pin equals the metallic (transversal) current flowing from RINGX (pin 6) to TIPX (pin 5). Programming networks for constant current feed, two- wire impedance and receive gain connect to the receive summing node.
20	18	VEE	-5V power supply.
21	19	VTX	Transmit vf output. The ac voltage difference between TIPX (pin 5) and RINGX (pin 6), the ac metallic voltage, is reproduced as an unbalanced GND referenced signal at VTX with a gain of one. The two-wire impedance programming network connects between VTX and RSN (pin 19).
22	20	HPT	Tip side of ac/dc separation capacitor $C_{_{HP}}$ . Other end of $C_{_{HP}}$ capacitor connects to pin 1, HPR.
	3,10 17,24	VBAT VBAT	These pins marked VBAT are used for heat sinking and internally connected to VBAT.
	26 1	TIPX <sub>Sense</sub> RINGX <sub>Sens</sub>	TIPX <sub>Sense</sub> and RINGX <sub>Sense</sub> are internally connected to TIPX and RINGX respectively. TIPX <sub>Sense</sub> and <sub>e</sub> RINGX <sub>Sense</sub> are used during manufacturing, but require no connections in SLIC applications, i.e. leave open.

# **Functional Description and Applications Information**

### Transmission

#### General

A simplified ac model of the transmission circuits is shown in figure 9. Circuit analysis yields:

$$V_{TR} = V_{TX} + I_{L} \cdot 2R_{F} \qquad (1)$$

$$\frac{V_{TX}}{Z_{T}} + \frac{V_{RX}}{Z_{RX}} = \frac{I_{L}}{1000} \qquad (2)$$

$$V_{TR} = E_{L} - I_{L} \cdot Z_{L} \qquad (3)$$
where:

where:

- $\mathsf{V}_{\mathsf{TX}}$ is a ground referenced unity gain version of the ac metallic voltage between the TIPX and RINGX terminals
- V<sub>tr</sub> is the ac metallic voltage between tip and ring.
- is the line open circuit ac metallic E, voltage.
- is the ac metallic current. I,
- $R_{r}$ is a fuse resistor.
- Z, is the line impedance.
- Z<sub>T</sub> determines the SLIC TIPX to RINGX impedance.
- $Z_{RX}$ controls four- to two-wire gain.
- is the analog ground referenced VPY receive signal.

#### **Two-wire impedance**

To calculate  $Z_{TR}$ , the impedance presented to the two-wire line by the SLIC including the fuse resistors R<sub>E</sub>, let:

 $V_{RX} = 0$ . Then from (1) and (2):

 $Z_{TR} = Z_T / 1000 + 2R_F$ 

Thus with  $Z_{TR}$  and  $R_{F}$  known:

 $Z_{T} = 1000 \bullet (Z_{TR} - 2R_{F})$ 

Example:

Calculate  $Z_T$  to make  $Z_{TR}$  = 900  $\Omega$  in series with 2.16  $\mu$ F. R<sub>F</sub> = 40  $\Omega$ 

$$Z_{\rm T} = 1000 \bullet (900 + \frac{1}{j\omega \bullet 2.16 \bullet 10^{-6}} - 2 \bullet 40)$$

which yields:

$$Z_{T}$$
 = 820 k $\Omega$  in series with 2.16 nF.

It is always necessary to have a high ohmic resistor in parallel with the capacitor. This gives a DC-feedback loop for low frequency which ensures stability and reduces noise.

#### Two-wire to four-wire gain

From (1) and (2) with  $V_{RX} = 0$ :

$$G_{_{2-4}} = \frac{V_{_{TX}}}{V_{_{TR}}} = \frac{Z_{_{T}}/1000}{Z_{_{T}}/1000 + 2R_{_{F}}}$$

#### Four-wire to two-wire gain

From (1), (2) and (3) with  $E_1 = 0$ :

$$G_{4-2} = \frac{V_{TR}}{V_{RX}} = -\frac{Z_T}{Z_{RX}} \bullet \frac{Z_L}{Z_T / 1000 + 2R_F + Z_L}$$

For applications where  $Z_{T}/1000 + 2R_{c}$  is chosen to be equal to Z, the expression for G<sub>4-2</sub> simplifies to:

$$G_{4-2} = -\frac{Z_T}{Z_{RX}} \cdot \frac{1}{2}$$

#### Four-wire to four-wire gain

From (1), (2) and (3) with E<sub>1</sub> = 0:

$$G_{4-4} = \frac{V_{TX}}{V_{RX}} = -\frac{Z_{T}}{Z_{RX}} \bullet \frac{Z_{L} + 2R_{F}}{Z_{T}/1000 + 2R_{F} + Z_{L}}$$

#### Hybrid function

The PBL 3762A SLIC forms a particularly flexible and compact line interface when used with programmable CODEC/filters. The programmable CODEC/filter allows for system controller adjustment of hybrid balance to accommodate different line impedances without change of hardware. In addition, the transmit and receive gain may be adjusted. Please, refer to the programmable CODEC/filter data sheets for design information.

The hybrid function can also be implemented utilizing the uncommitted

amplifier in conventional CODEC/filter combinations. Please, refer to figure 10. Via impedance Z<sub>B</sub> a current proportional to V<sub>Rx</sub> is injected into the summing node of the combination CODEC/filter amplifier. As can be seen from the expression for the four-wire to four-wire gain a voltage proportional to V<sub>RX</sub> is returned to  $V_{TX}$ . This voltage is converted by  $R_{Tx}$  to a current flowing into the same summing node. These currents can be made to cancel by letting:

ERICSSON 3

$$\frac{V_{TX}}{R_{TX}} + \frac{V_{RX}}{Z_{B}} = 0 \ (E_{L} = 0)$$

The four-wire to four-wire gain,  $G_{4.4}$ , includes the required phase shift and thus the balance network Z<sub>B</sub> can be calculated from:

$$Z_{B} = -R_{TX} \cdot \frac{V_{RX}}{V_{TX}} =$$
$$= R_{TX} \cdot \frac{Z_{RX}}{Z_{L}} \cdot \frac{Z_{T}/1000 + 2R_{F} + Z_{L}}{Z_{L} + 2R_{L}}$$

Example: calculate R<sub>B</sub> for the line interface shown in figure 12.

$$R_{g} = 20 \cdot 10^{3} \cdot \frac{261 \cdot 10^{3}}{523 \cdot 10^{3}} \cdot \frac{523 \cdot 10^{3}/1000 + 2 \cdot 40 + 600}{600 + 2 \cdot 40}$$

= 17.66 k $\Omega$ ,( i.e. standard value 17.8 kΩ, 1%)

If calculation of the  $Z_{\rm B}$  formula above vields a balance network containing an inductor, an alternate method is recommended. Contact Ericsson Components for assistance.



Figure 9. Simplified ac transmission circuit.



#### Longitudinal Impedance

A feed back loop counteracts longitudinal voltages at the two-wire port by injecting longitudinal currents in opposing phase. Thus longitudinal disturbances will appear as longitudinal currents and the TIPX and RINGX terminals will experience very small longitudinal voltage excursions, leaving metallic voltages well within the SLIC common mode range. This is accomplished by comparing the instantaneous two-wire longitudinal voltage to an internal longitudinal reference voltage, V<sub>LOREF</sub>.

$$V_{\text{LoRef}} = \frac{V_{\text{Bat}}}{2} = \frac{V_{\text{T}} + V_{\text{R}}}{2}$$

where  $V_T$  and  $V_R$  are tip and ring ground referenced voltags without any longitudinal component. As shown below, the SLIC appears as 20  $\Omega$  per wire to longitudinal disturbances. It should be noted that longitudinal currents may exceed the dc loop current without Circuit analysis yields:

$$\frac{V_{Lo}}{R_{Lo}} = \frac{I_{Lo}}{1000}$$

which reduces to

$$R_{LoT} = R_{LoR} = V_{Lo}/I_{Lo} = 20 k\Omega/1000 =$$
  
20  $\Omega$  where:

 $R_{10} = 20 k\Omega$ 

 $R_{LoT}^{Lo} = R_{LoR}$  = longitudinal resistance/wire  $V_{Lo}$  = longitudinal voltage at TIPX, RINGX  $I_{Lo}$  = longitudinal current

#### Capacitors $C_{TC}$ and $C_{RC}$

The capacitors designated  $C_{TC}$  and  $C_{RC}$ in figure 12, connected between TIPX and ground as well as between RINGX and ground, are recommended as an addition to the overvoltage protection network. Very fast transients, appearing on tip and ring, may pass by the diode and SCR clamps in the overvoltage



Figure 10. Hybrid function.



Figure 11. Longitudinal impedance.

protection network, before these devices have had time to activate and could damage the SLIC.  $C_{TC}$  and  $C_{RC}$  short such very fast transients to ground. The recommended value for  $C_{TC}$  and  $C_{RC}$  is 2200 pF. Higher capacitance values may be used, but care must be traken to prevent degradation of either longitudinal balance or return loss.  $C_{TC}$  and  $C_{RC}$  contribute a metallic impedance of  $1/(\pi \cdot f \cdot C_{RC}) \approx 1/(\pi \cdot f \cdot C_{TC})$ , a TIPX to ground imped-ance of  $1/(2 \cdot \pi \cdot f \cdot C_{TC})$  and a RINGX to ground impedanc of  $1/(2 \cdot \pi \cdot f \cdot C_{RC})$ .

#### Ac - dc Separation Capacitor, C<sub>HP</sub>

The high pass filter capacitor connected between terminals 1 and 22 provides the separation between circuits sensing tipring dc conditions and circuits processing ac signals. A C<sub>HP</sub> value of 10 nF will position the low end frequency response 3dB break point at 48 Hz ( $f_{3dB}$ ) according to  $f_{3dB} = 1/(2 \cdot \pi \cdot R_{HP} \cdot C_{HP})$  where  $R_{HP} \approx 330 \text{ k}\Omega$ .

### **Battery Feed**

The block diagram in figure 13 shows the PBL 3762A battery feed system.

For a tip to ring dc voltage  $V_{TR}$  less than the saturation guard reference voltage  $V_{SGRef}$ , the SLIC emulates a resistive feed characteristic with an apparent battery voltage of 50 V. The apparent battery voltage is independent of the actual battery voltage,  $V_{Bat}$ , connected to the SLIC.

With the tip to ring dc voltage  $V_{TR}$ exceeding  $V_{SGRef}$ , the feed characteristic changes to a nearly-constant voltage feed. This is to prevent the tip and ring drive amplifiers from distorting the ac signal as might have otherwise occurred due to insufficient voltage margin between  $V_{TR}$  and  $V_{Bat}$  (pin 10). Thus the SLIC automatically adjusts the tip to ring dc voltage  $V_{TR}$  to the maximum safe value. With the SLIC in the stand-by state (C1,

C2= 1,1) a high resistance feed characteristic is enabled.

The following text explains the three battery feed cases in more detail.

# Case 1: SLIC in the active state; $V_{TR} < V_{SGRef}$ .

In the active state C1 = 0 and C2 = 1. In this operating state tip to ring voltages  $V_{TR}$ less than  $V_{SGRef}$  cause the block titled saturation guard (figure 13) to be disabled, i.e. its output is equal to zero. For this case circuit analysis yields:



Figure 12. Single-channel subscriber line interface with PBL 3762A and combination CODEC/filter.



Figure 13. Battery feed (C1, C2= 0, 1; active state).

$$V_{TR} = 50 \bullet \frac{R_L}{R_L + R_{DC}/50} \qquad \text{or,}$$
$$I_{Ldc} = \frac{50}{R_L + R_{Feed}}$$

where:

$$I_{Ldc}$$
 = the loop current

$$\label{eq:R_DC} \begin{split} R_{\text{DC}} &= (= R_{\text{DC1}} + R_{\text{DC2}}) \text{ the programming} \\ \text{resistance which sets the equivalent feed resistance, } R_{\text{Feed}} = R_{\text{DC}} / 50 \end{split}$$

 $V_{TR}$  = the tip to ring dc metallic voltage

Note that for simplicity the fuse resistors  $R_F$  have not been included.

For tip to ring voltages  $V_{TR}$  less than  $V_{SGRef}$  the PBL 3762A thus emulates a resistive battery feed with 50 V apparent battery and a feed resistance,  $R_{Feed}$ , equal to  $R_{nc}$ /50.

Capacitor  $C_{DC}$  at the  $R_{DC1} - R_{DC2}$ common point removes vf signals from the battery feed control loop.  $C_{DC}$  is calculated according to:

$$C_{_{DC}} = T \bullet (\frac{1}{R_{_{DC1}}} + \frac{1}{R_{_{DC2}}})$$
, where T = 30ms

Note that  $R_{DC1} = R_{DC2}$  yields minimum  $C_{DC}$  value. For this case the feed resistance programming resistors can be calculated from  $R_{DC1} + R_{DC2} = R_{Feed} \cdot 50$ , where  $R_{Feed}$  is the desired feed resistance.

# Case 2: SLIC in the active state;

 $V_{TR} > V_{SGRef}$ 

In the active state C1 = 0 and C2 = 1. The saturation guard reference voltage is user programmable according to:

$$V_{\text{SGRef}} = 16 + \frac{4.9 \bullet 10^5}{R_{\text{SG}} + R_{\text{SGint}}}$$

where:

$$V_{TRO}(V_{Peak})$$

Figure 14. Overload level, 
$$V_{TRO}$$
 as a function of  $V_{Margin}$ 

- $\begin{array}{l} \mathsf{R}_{\mathsf{SGint}} &= \mathsf{internal \ saturation \ guard} \\ & \mathsf{reference \ programming \ resistor.} \\ \mathsf{R}_{\mathsf{sGint}} = 0\Omega \ \mathsf{for \ PBL \ 3762A} \ \mathsf{and} \\ \mathsf{R}_{\mathsf{sGint}} = 17.3 \ \mathsf{k}\Omega \ \mathsf{for \ PBL \ 3762A/4.} \end{array}$
- V<sub>SGRef</sub> = saturation guard reference voltage in volts.

Once the dc metallic voltage,  $V_{TR}$ , exceeds the saturation guard reference voltage,  $V_{SGRef}$ , the saturation guard becomes active and the following expression describes the battery feed characteristic:

$$V_{TR} = \frac{(20.5 + 4.24 \cdot 10^{5} / (R_{SG} + R_{SGint})) \cdot R_{L}}{R_{L} + R_{pc}/350}$$

where  $R_{SGint}$ ,  $R_L$  and  $V_{TR}$  have the same meaning as described above. The reduced apparent battery voltage limits the open circuit dc voltage to:

$$V_{_{TR}} = 20.5 + \frac{4.24 \cdot 10^5}{R_{_{SG}} + R_{_{SGint}}}$$

For PBL 3762A/4 with  $R_{SG} = 0\Omega$ ,  $V_{TR} = 45V$ . The saturation guard ensures the line drive amplifiers of sufficient bias voltage at high  $R_L$  values or even at open loop by limiting the tip-to-ring dc voltage. Without this function, distortion of the vf signal would result. Of interest for some applications is, that the saturation guard permits on-hook (open loop) transmission. The function of the saturation guard is user-programmable through  $R_{SG}$ , which can be calculated from:

$$\begin{split} \text{R}_{\text{SG}} + \text{R}_{\text{SGint}} = & \frac{4.24 \cdot 10^5}{(\text{IV}_{\underline{\text{Bal}}} - \text{V}_{\text{Margin}}) \cdot [\text{R}_{\underline{\text{LMax}}} + (\text{R}_{\underline{\text{DC1}}} + \text{R}_{\underline{\text{DC2}}})/350]}{\text{R}_{\underline{\text{LMax}}}} - 20.5 \\ \text{which for } \text{R}_{\underline{\text{LMax}}} \to \infty \text{ simplifies to:} \end{split}$$

$$R_{SG} + R_{SGint} = \frac{4.24 \cdot 10^5}{|V_{Bat}| - V_{Margin} - 20.5}$$

where

 $R_{LMax}$  = maximum loop resistance in  $\Omega$ 

- V<sub>TRMax</sub> = tip-to-ring dc voltage at maximum loop resistance in volts
- V<sub>Margin</sub> = |V<sub>Bat</sub> | − V<sub>TRMax</sub> = 8V to allow distortion-free transmission of a 3.1V<sub>Peak</sub> vf signal

Note that if the RSG terminal is left open, the tip-to-ring dc voltage will be limited to 20.5V.

In many applications a less than  $3.1V_{Peak}$  maximum vf signal is satisfactory. In such applications,  $V_{Margin}$  may be set to less than 8V in accordance with the diagram shown in figure 14. The maximum tip-to-ring dc voltage will consequently be somewhat greater and a correspondingly longer loop can be accommodated.

Figure 15 illustrates three PBL 3762A battery feed curves. Note the knee where the saturation guard becomes active. The R<sub>sG</sub> terminal is left open for these three curves, i.e.  $V_{SGRef} = 16$  V.  $R_{sG} = \infty$  is selected for operation with -28 V <  $V_{Bat}$  < -24 V. For other  $V_{Bat}$  values the knee can be transported along the R<sub>L</sub> axis by calculation of R<sub>sG</sub> as described in the text.

Figure 17 illustrates the power dissipation advantage of PBL 3762A line feed with  $V_{Bat} = -28$  V over a conventional -48 V resistive feed.

#### Case 3: SLIC in the stand-by state.

In the stand-by state, C1 = 1 and C2 = 1. With the SLIC operating in the stand-by, power saving state the tip and ring drive amplifiers are disconnected and a high resistance battery feed is engaged. The loop current can be calculated from:

$$V_{\text{Bat}} - 3 V$$
$$|_{\text{Ldc}} \approx \frac{R_{\text{L}} + 1800 \Omega}{R_{\text{L}} + 1800 \Omega}$$

where:

 $I_{Ldc}$  = the loop current

 $R_{L}$  = the loop resistance

 $V_{Bat}$  = the battery supply voltage

# PBL 3762A battery feed in long loop applications

To feed a long loop, e.g. 2000  $\Omega$ , from a 50 V battery with a minimum of 16 mA to 18 mA demands a low feed resistance value. While the PBL 3762A is capable of meeting such requirements, two other

ERICSSON 🛃





parameters must be considered simultaneously: short loop SLIC power dissipation and vf signal amplitude at long loops.

The short circuit SLIC power dissipation,  ${\rm P}_{\rm ShTot}$  , caused by the loop current is

$$P_{ShTot} = I_{LSh} \bullet (|V_{Bat}| - I_{LSh} \bullet 2R_F) + P_3$$
  
where

 $V_{_{\text{Bat}}}$  is the battery voltage connected to the SLIC at pin 10.

 $R_{_{\rm F}}$  is the fuse resistance, 40  $\Omega$ .

$$I_{LSh} = \frac{50}{(R_{DC1} + R_{DC2})/50 + 2R}$$

is the short circuit loop current  $(R_{DC1} + R_{DC2})/50$  is the feed resistance.  $P_3$  is the on-hook, active state power dissipation.

Note that a short circuited loop is not a normal operating condition. The termina-

ting equipment will add some dc resistance (200  $\Omega$  to 300  $\Omega$ ) even if the wire resistance is near 0  $\Omega$ .

If the total short circuit SLIC power dissipation,  $P_{ShTot}$ , exceeds the maximum allowable dissipation,  $P_{Max}$ , the short circuit loop current,  $I_{LSh}$ , must be limited. The maximum, safe short circuit current,  $I_{LShMax}$ , can be calculated from:

$$I_{\text{LShMax}} = \frac{V_{\text{Bat}}}{4R_{\text{F}}} - \left[ \frac{(V_{\text{Bat}})^2}{(4R_{\text{F}})^2} - \frac{P_{\text{Max}} - P_3}{2R_{\text{F}}} \right]^{1/2}$$

To comply with this requirement, the short circuit loop current can be limited by installing a diode ( $D_7$  in figure 12) with its anode connected to ground and its cathode to the  $R_{DC1}$ ,  $R_{DC2}$  common point. By clamping the voltage at  $R_{DC1}$ , the current flowing out of RSN (virtual ground) is limited and consequently the loop current is limited to 1000 • ( $V_p/R_{DC1}$ ).



Figure 18. Loop current and ground key detectors.



Figure 19. Ring trip network.

 $V_{\rm D}$  is the voltage drop across the conducting diode; approximately 0.5V at the applicable current range.  $R_{\rm DC1}$  and  $R_{\rm DC2}$  can then be calculated from:

### $R_{DC1} = (1000 \bullet V_D) / I_{LShMax}$

 $R_{DC2} = R_{Feed} \bullet 50 - R_{DC1}$ 

Figure 16 illustrates a PBL 3762A battery feed curve with loop current limiting as described above. The battery feed is resistive for long loops and constant current for short loops.

To ensure that the maximum vf signal intended to be received/transmitted by the SLIC will not experience limiting in the TIPX (pin 5)/RINGX (pin 6) drive amplifiers at long loops, the saturation guard must be correctly programmed. Section "Battery Feed, Case 2" describes how to calculate a value for the saturation guard programming resistor R<sub>sc</sub>.

#### **Temperature Guard**

A ring to ground short circuit fault condition as well as other improper operating conditions may cause excessive SLIC power dissipation. If iunction temperature increases beyond 150°C, the temperature guard will trigger, causing the SLIC to be set to a highimpedance state. In this high-impedance state, power dissipation is reduced and the junction temperature will return to a safe value. Once below 150°C, the SLIC is returned back to its normal operating mode and will remain in that state, assuming the fault condition has been removed. As long as the temperature guard is triggered, the loop current detector will stay in active state.

### **Loop Monitoring Functions**

The loop current, ground key and ring trip detectors report their status through a common output, DET (pin 14). The detector to be connected to DET is selected via the four bit wide control interface C1, C2, E0, E1. Please refer to section "Control Inputs" for a description of the control interface.

#### Loop Current Detector

The loop current value, at which the loop current detector changes state, is programmable by selecting the value of resistor  $R_D$ .  $R_D$  connects between pins RD (2) and VEE (20). Figure 18 shows a block diagram of the loop current detector. The two-wire interface produces

a current flowing out of pin RD (2):  $I_{RD} = |I_{LTIPX} - I_{LRINGX}|/600 = I_{L}/300$ where  $I_{LTIPX}$  and  $I_{LRINGX}$  are currents flowing into the TIPX and  $I_{LRINGX}$  are currents flowing into the TIPX and RINGX terminals and  $I_{L}$ is the loop current. The voltage generated by  $I_{RD}$  across the programming resistor  $R_{D}$  is compared to an internal 1.25 V reference. A logic low results at  $\overline{DET}$  (pin 14), when  $I_{RD}$  exceeds the corresponding threshold current,  $I_{RD} =$   $I_{RDTh} = I_{LTh}/300$  and a logic high when  $I_{RD} <$   $I_{RDTh}$ . The programming resistor can then be calculated as  $R_{D} = 375/I_{LTh}$ , when the desired threshold loop current  $I_{LTh}$  is known.  $R_{D}$  is in k $\Omega$  for  $I_{LTh}$  in mÅ. The filter capacitor is calculated according to  $C_{D} = T_{D}/R_{D}$  with time constant  $T_{D} = 0.5$  ms. Note that  $C_{D}$  may not be required if the  $\overline{DET}$  output is software filtered.

#### **Ground Key Detector**

The ground key detector circuit examines the difference in TIPX and RINGX currents. Should the current difference exceed the threshold value,  $\Delta I_{LOn}$ , the detector is triggered. As the current difference decreases the detector is reset at current threshold,  $\Delta I_{LOff}$ .  $\Delta I_{LOn} > \Delta I_{LOff}$ , i.e. the detector has hysteresis. The triggered detector results in a logic low at the DET (pin 14) output, assuming the ground key detector has been selected via the four-bit control input (C1, C2, E0, E1). For  $\Delta I_{LOn}$  and  $\Delta I_{LOff}$  numerical values please refer to table "Electrical Characteristics".

#### **Ring Trip Detector**

Ring trip detection is accomplished by connecting an external network to a comparator in the SLIC with inputs DT (pin 3) and DR (pin 4). The ringing source can be balanced or unbalanced superimposed on  $V_{Bat}$ . The unbalanced ringing source may be applied to either the ring lead or the tip lead with return via the other wire. A ring relay driven by the SLIC ring relay driver connects the ringing source to tip and ring.

The ring trip function is based on a polarity change at the comparator input when the line goes off-hook. In the onhook state no dc current flows through the loop and the voltage at comparator input DT is more positive than the voltage at input DR. When the line goes off-hook, while the ring relay is energized, dc current flows and the comparator input voltage reverses polarity.

Figure 19 is an example of a ring-trip

detection network. This network is applicable, when the ring voltage superimposed on  $V_{Bat}$  is injected on the ring lead of the two-wire port. The dc voltage across sense resistor  $R_{_{RT}}$  is monitored by the ring trip comparator input DT via the network  $R_3$ ,  $R_4$  and  $C_{RT}$ . Input DR is set to a reference voltage by resistors R<sub>4</sub> and R<sub>5</sub>. With the line onhook (no dc current) DT is more positive than DR and the DET output will report logic level high, i.e. the detector is not tripped. When the line goes off-hook, while ringing, a dc current will flow through the loop, including the sense resistor,  $\mathbf{R}_{_{\mathrm{RT}}}$  , and will cause input DT to become more negative than input DR. This changes output DET to logic level low, i.e. tripped detector condition. The system controller (or line card processor) responds by de-energizing the ring relay, i.e. ring trip.

Complete filtering of the 20 Hz ac component at terminal  $\underline{DT}$  is not necessary. A toggling  $\overline{DET}$  output can be examined by a software routine to determine the duty cycle. When the  $\overline{DET}$  output is at logic level low for more than half the time, off-hook condition is indicated.

State	E0	E1	C1	C2	SLIC operating state	Active detector	DET Output
1	0	0	0	0	Open circuit	No active detector	Logic level high
□2	0	0	0	1	Active	Ground key detector	Ground key status
□3	0	0	1	0	Ringing	No active detector	Logic level high
□4	0	0	1	1	Stand-by	Ground key detector	Ground key status
□5	0	1	0	0	Open circuit	No active detector	Logic level high
□6	0	1	0	1	Active	Loop current detector	Loop current status
□7	0	1	1	0	Ringing	Ring trip detector	Ring trip status
□8	0	1	1	1	Stand-by	Loop current detector	Loop current status
□9	1	0	0	0	Open circuit	Г	Г
10	1	0	0	1	Active		
11	1	0	1	0	Ringing		
12	1	0	1	1	Stand-by	Note 1	Logic level high
13	1	1	0	0	Open circuit		Note 1
14	1	1	0	1	Active		
15	1	1	1	0	Ringing		
16	1	1	1	1	Stand-by		

Table 1. SLIC operating states

Note 1 For operating states 9-16 active detectors are as for operating states 1-8. The DET output is, however, disabled and remains at logic level high regardless of detector status.

Note 2 For operating states 1-8 the DET output is enabled and will report the status of the active detector. Logic level low indicates a triggered detector.

### **Relay Driver**

The PBL 3762A SLIC incorporates a ring relay driver designed as open collector (npn) with a current sinking capability of 50 mA. The drive transistor emitter is connected to BGND. An external inductive kick-back clamp diode must be employed to protect the drive transistor.

## **Control Inputs**

The PBL 3762A SLIC has two TTL compatible control inputs, C1 and C2. A decoder in the SLIC interprets the control input conditions and sets up the commanded operating state.

#### Open Circuit State (C1, C2 = 0, 0)

In the Open Circuit State the TIPX and RINGX line drive amplifiers as well as other circuit blocks are powered down. This causes the SLIC to present a high impedance to the line. Power dissipation is at a minimum. No detectors are active.

#### Ringing State (C1, C2 = 1, 0)

The ring relay driver and the ring trip detector are activated. TIPX and RINGX



are in the high impedance state and signal transmission is inhibited.

#### Active State (C1, C2 = 0, 1)

TIPX is the terminal closest to ground and sources loop current while RINGX is the more negative terminal and sinks loop current. Vf signal transmission is normal. Both the loop current and the ground key detectors are activated. Inputs E0 and E1 control the selection of one of these detectors to be gated to the DET output. Please, refer to section "Enable Inputs".

#### Stand-by State (C1, C2 = 1, 1)

In the stand-by state the line drive amplifiers are disconnected. The loop feed is converted to resistive form according to:

$$I_{Ldc} \approx \frac{V_{Bat}}{R_{L}} + 1800 \ \Omega$$

where:

 $I_{Ldc}$  = the loop current (A)

 $V_{Bat}$  = the battery supply voltage (V)

$$R_{i}$$
 = the loop resistance (ohm)

The stand-by short circuit loop current (I<sub>LSh</sub>) for V<sub>Bat</sub> = -28 V is then limited to I<sub>LSh</sub>  $\approx$  13.9 mA.

Both the loop current and ground key detectors are activated in this operating state. Inputs E0 and E1 control the selection of one of these detectors to be gated to the DET output. Please, refer to section "Enable Inputs".

Table 1 summarizes the above description of the control inputs.

#### Enable Inputs (E0, E1)

Two TTL-compatible enable inputs E0 (pin 13) and E1 (pin 12) control the function of the  $\overline{\text{DET}}$  (pin 14) output.

E0, when set to logic level low, enables the DET output, which is a collector output with internal pull-up resistor (approx. 15 k $\Omega$ ). A DET output at logic level low indicates triggered detector condition (loop current above threshold current, ground key depressed or telephone off-hook during the ringing cycle). A DET output at logic level high indicates a non triggered detector condition.

E0, when set to logic level high, disables the  $\overline{\text{DET}}$  output; i.e. it appears as a resistor connected to  $V_{cc}.$ 

E1, when set to logic level low, gates the ground key detector to the DET output.

E1, when set to logic level high, gates the loop or ring trip detector to the DET output.

Table 1 summarizes the above description of the enable inputs.

### **Overvoltage Protection**

The PBL 3762A SLIC must be protected against overvoltages on the telephone line caused by lightning, ac power contact and induction. Refer to Maximum Ratings, TIPX and RINGX terminals, for maximum allowable continuous and transient voltages that may be applied to the SLIC. The circuit shown in figure 12 utilizes series resistors together with a programmable overvoltage protector (e g Texas Instrument TISP PBL2), serving as a secondary protection.

The protection network in figure 12 is designed to meet requirements in ITU-T K20, Table 1.

The TISP PBL2 is a dual forwardconducting buffered p-gate overvoltage protector. The protector gate references the protection (clamping) voltage to negative supply voltage (i e the battery voltage,V<sub>Bat</sub>). As the protection voltage will track the negative supply voltage the overvoltage stress on the SLIC is minimized.

Positive overvoltages are clamped to ground by an internal diode. Negative overvoltages are initially clamped close to the SLIC negative supply rail voltage. If sufficient current is available from the overvoltage, then the protector will crowbar into a low voltage on-state condition, clamping the overvoltage close to ground.

A gate decoupling capacitor,  $C_{TISP}$  is needed to carry enough charge to supply a high enough current to quickly turn on the thyristor in the protector. Without the capacitor even the low inductance in the track to the V<sub>Bat</sub> supply will limit the current and delay the activation of the thyristor clamp.

The fuse resistors  $R_F$  serve the dual purposes of being non- destructive energy dissipators, when transients are clamped and of being fuses, when the line is exposed to a power cross. Ericsson Components AB offers a series of thick film resistors networks (e g PBR 51series and PBR 53-series) designed for this application.

Also devices with a built in resetable fuse function is offered (e g PBR 52-series) including positive temperature coefficient (PTC) resistors, working as resetable fuses, in series with thick film resistors. Note that it is important to always use PTC's in series with resistors not sensitive to temperature, as the PTC will act as a capacitance for fast transients and therefore the ability to protect the SLIC will be reduced.

If there is a risk for overvoltages on the  $V_{Bat}$  terminal on the SLIC, then this terminal should also be protected.

## **Power-up Sequence**

The voltage at pin VBAT sets the substrate voltage, which must at all times be kept more negative than the voltage at any other pin to prevent possible latch-up. The optimal power-up sequence is ground and  $V_{Bat}$ , then other supplies and signal leads.

However,  $V_{CC}$  may be connected before  $V_{Bat}$ , and if the  $V_{Bat}$  supply voltage should be absent, a diode with a 2A current rating, connected with its cathode to  $V_{EE}$  and anode to  $V_{Bat}$ , ensures the presence of the most-negative supply voltage at the VBAT pin. The VBAT pin should not be applied at a faster rate than corresponds to the time constant formed by a 5.1  $\Omega$  resistor in series with the VBAT pin and a 0.47  $\mu$ F capacitor from the VBAT pin to ground. This RC network may be shared by several SLICs.

### **Printed Circuit Board Lay-out**

Care in PCB lay-out is essential for proper PBL 3762A function. The components connecting to the RSN pin (19) should be in close proximity of that pin such that no interference is injected into the RSN terminal. Ground plane surrounding the RSN pin is advisable.

The two ground pins AGND and BGND should be connected together on the PCB at the device location.

### **Ordering Information**

Package	Temp. Range	Part No.
Ceramic DIP	-40 to 85°C	PBL 3762AJ
Ceramic DIP	-40 to 85°C	PBL 3762A/4J
PLCC	-40 to 85°C	PBL 3762AQN
PLCC	-40 to 85°C	PBL3762A/4QN

Information given in this data sheet is believed to be accurate and reliable. However no responsibility is assumed for the consequences of its use nor for any infringement of patents or other rights of third parties which may result from its use. No license is granted by implication or otherwise under any patent or patent rights of Ericsson Components AB. These products are sold only according to Ericsson Components general conditions of sale, unless otherwise confirmed in writing.

Specifications subject to change without notice. 1522-PBL 3762A Uen Rev. A

© Ericsson Components AB September 1997

This product is an original Ericsson product protected by US, European and other patents.



**Ericsson Components AB** S-164 81 Kista-Stockholm, Sweden Telephone: (08) 757 50 00