INTEGRATED CIRCUITS



Product specification File under Integrated circuits, IC20 1996 Jul 30



CONTE	NTS	15	I <sup>2</sup> C-BUS SERIAL I/O
1 2 2.1	FEATURES GENERAL DESCRIPTION ROMIess version: P80CL580	15.1 15.2 15.3 15.4	Serial Control Register (S1CON) Serial Status Register (S1STA) Data Shift Register (S1DAT) Address Register (S1ADR)
3 4	APPLICATIONS ORDERING INFORMATION	16	STANDARD SERIAL INTERFACE SIO0: UART
5 6 7	BLOCK DIAGRAM FUNCTIONAL DIAGRAM PINNING INFORMATION	16.1 16.2 16.3	Multiprocessor communications Serial Port Control and Status Register (S0CON) Baud rates
7.1	Pinning	10.3	INTERRUPT SYSTEM
7.2 8 8.1	Pin description FUNCTIONAL DESCRIPTION General	17.1 17.2 17.3	External interrupts INT2 to INT8 Interrupt priority Interrupt related registers
8.2		18	OSCILLATOR CIRCUITRY
9 9.1 9.2	MEMORY ORGANIZATION Program Memory Data Memory	19 19.1 19.2	RESET External reset using the RST pin Power-on-reset
9.3 9.4	Special Function Registers (SFRs) Addressing	20	SPECIAL FUNCTION REGISTERS OVERVIEW
10	I/O FACILITIES	21	INSTRUCTION SET
10.1 10.2 10.3 10.4	Ports Port options Port 0 options SET/RESET options	22 23 24	LIMITING VALUES DC CHARACTERISTICS AC CHARACTERISTICS
11	TIMER/EVENT COUNTERS	25	PACKAGE OUTLINES
11.1 11.2 11.3 11.4	Timer 0 and Timer 1 Timer T2 Timer/Counter 2 Control Register (T2CON) Watchdog Timer	26 26.1 26.2 26.3	SOLDERING Introduction Reflow soldering Wave soldering
12	PULSE WIDTH MODULATED OUTPUT	26.4	Repairing soldered joints
12.1 12.2	Prescaler Frequency Control Register (PWMP) Pulse Width Register (PWM0)	27 28	DEFINITIONS LIFE SUPPORT APPLICATIONS
13 13.1	ANALOG-TO-DIGITAL CONVERTER (ADC) ADC Control Register (ADCON)	29	PURCHASE OF PHILIPS I <sup>2</sup> C COMPONENTS
13.1 14	REDUCED POWER MODES		
14.1 14.2	Idle mode Power-down mode		

# P80CL580; P83CL580



14.3

14.4

14.5

Wake-up mode Status of external pins

Power Control Register (PCON)

### P80CL580; P83CL580

### 1 FEATURES

- Full static 80C51 Central Processing Unit
- 8-bit CPU, ROM, RAM, I/O in a 56-lead VSO or 64-lead QFP package
- 6 kbytes ROM Program Memory, expandable externally to 64 kbytes (only P83CL580)
- 256 bytes RAM Data Memory, expandable externally to 64 kbytes
- Five 8-bit ports; 40 I/O lines
- Three 16-bit Timer/Event counters
- External memory expandable up to 128 kbytes, external ROM up to 64 kbytes and/or RAM up to 64 kbytes
- On-chip oscillator suitable for RC, LC, quartz crystal or ceramic resonator
- Fifteen source, fifteen vector nested interrupt structure with two priority levels
- Full duplex serial port (UART)
- · I<sup>2</sup>C-bus interface for serial transfer on two lines
- Analog-to-digital converter (ADC) with Power-down mode; 4 input channels and 8-bit ADC
- Pulse Width Modulated (PWM) output (8-bit resolution)
- Watchdog Timer
- Enhanced architecture with:
  - non-page oriented instructions
  - direct addressing
  - four 8-byte RAM register banks
  - stack depth limited only by available internal RAM (maximum 256 bytes)
  - multiply, divide, subtract and compare instructions
- · Modes of reduced activity: Power-down and Idle modes
- Wake-up via external interrupts at Port 1
- Frequency range: 0 to 12 MHz. For ADC operation minimum 250 kHz at 2.7 V
- Supply voltage: 2.5 to 6.0 V

### • Very low current consumption: typically 4.5 mA at 2.5 V and 8 MHz

• Operating temperature range: -40 to +85 °C.

### 2 GENERAL DESCRIPTION

The P80CL580; P83CL580 (hereafter generally referred to as P8xCL580) is manufactured in an advanced CMOS technology. The instruction set of the P8xCL580 is based on that of the 80C51 and consists of over 100 instructions: 49 one-byte, 46 two-byte, and 16 three-byte. The device operates over a wide range of supply voltages and has low power consumption; there are two software selectable modes for power reduction: Idle and Power-down. For emulation purposes, the P85CL580 (piggy-back version) with 256 bytes of RAM is recommended.

This data sheet details the specific properties of the P80CL580; P83CL580; for details of the 80C51 core see "Data Handbook IC20" and for the I<sup>2</sup>C-bus refer to "The I<sup>2</sup>C-bus and how to use it" ordering nr. 9398 393 40011".

#### 2.1 ROMIess version: P80CL580

The P80CL580 is the ROMless version of the P83CL580. The mask options on the P80CL580 are fixed as follows:

- All ports have option '1S' (standard port, HIGH after reset), except ports P1.6 and P1.7 which have option '2S' (open-drain, HIGH after reset)
- Oscillator option: Oscillator 3
- Power-on-reset option: off.

### 3 APPLICATIONS

The P8xCL580 is an 8-bit general purpose microcontroller especially suited for cordless telephone and mobile communication applications. The P8xCL580 also functions as an arithmetic processor having facilities for both binary and BCD arithmetic plus bit-handling capabilities.

TYPE	PACKAGE					
NUMBER	NAME	DESCRIPTION	VERSION			
P80CL580HFT	VSO56	plastic very small outline package; 56 leads	SOT190-1			
P83CL580HFT						
P80CL580HFH	QFP64	plastic quad flat package; 64 leads (lead length 1.95 mm);	SOT319-2			
P83CL580HFH		body 14 x 20 x 2.8 mm				

#### **4 ORDERING INFORMATION**

### 5 BLOCK DIAGRAM



# P80CL580; P83CL580

### 6 FUNCTIONAL DIAGRAM



### P80CL580; P83CL580

### 7 PINNING INFORMATION

### 7.1 Pinning





# P80CL580; P83CL580

### 7.2 Pin description

**Table 1** Pin description for VSO56 (SOT190-1) and QFP64 (SOT319-2)For more extensive description of the port pins see Chapter 10 "I/O facilities".

CYMDOL	PIN		DESCRIPTION		
SYMBOL	VSO56	QFP64	DESCRIPTION		
ADC3 to ADC0	1 to 4	59 to 62	4 input channels to the ADC.		
V <sub>ref(p)(A)</sub>	5	63	Positive potential of analog-to-digital conversion reference resistor.		
V <sub>SSA</sub>	6	64	Analog part ground.		
P4.0 to P4.7	7 to 14	1, 2, 4 to 8, 10	Port 4: 8-bit bidirectional I/O port.		
RST	15	11	<b>Reset</b> : a HIGH level on this pin for two machine cycles while the oscillator is running resets the device.		
P1.0/INT2/T2	16	12	Port 1 (P1.0 to P1.7): 8-bit bidirectional I/O port with internal pull-ups;		
P1.1/INT3/T2EX	17	13	<b>INT2 to INT8</b> : external interrupt inputs; <b>T2</b> : Timer T2 input;		
P1.2/INT4/STADC	18	14	<b>T2EX</b> : Timer T2 external input; <b>STADC</b> : external trigger of the ADC; <b>SCL</b> : I <sup>2</sup> C-bus interface clock; <b>SDA</b> : I <sup>2</sup> C-bus interface data.		
P1.3/INT5	19	15			
P1.4/INT6	20	16	Port 1 pins that have logic 1s written to them are pulled HIGH by the internal pull-ups, and in that state can be used as inputs (note P1.6 and		
P1.5/INT7	21	19	P1.7 are open-drain only). The Port 1 output buffer can sink/source		
P1.6/INT8/SCL	22	20	4 LS TTL loads. As inputs, Port 1 pins that are externally pulled LOW		
P1.7/SDA	23	21	will source current ( $I_{IL}$ see Chapter 23) due to the internal pull-ups.		
PWM0	24	22	Pulse Width Modulation output 0.		
EWN	25	23	Enable Watchdog Timer: enable for Watchdog Timer and enable Power-down mode.		
XTAL2	26	24	<b>Crystal oscillator output</b> : output of the inverting amplifier of the oscillator. Left open when external clock is used.		
XTAL1	27	25	<b>Crystal oscillator input</b> : input to the inverting amplifier of the oscillator, also the input for an externally generated clock source.		
V <sub>SS</sub>	28	26	Ground: circuit ground potential.		
P3.0/RXD	29	27	Port 3 (P3.0 to P3.7): 8-bit bidirectional I/O port with internal pull-ups;		
P3.1/TXD	30	28	<b>RXD</b> : serial port receiver data input (asynchronous); <b>TXD</b> : serial port		
P3.2/INT0	31	29	transmitter data output (asynchronous); <b>INTO</b> : external interrupt 0; INT1: external interrupt 1; <b>T0</b> : Timer 0 external input;		
P3.3/INT1	32	30	<b>T1</b> : Timer 1 external input; <b>WR</b> : external Data Memory write strobe;		
P3.4/T0	33	31	RD: external Data Memory read strobe.		
P3.5/T1	34	32	The Port 3 output buffers can sink/source 4 LS TTL inputs. Port 3 pins		
P3.6/WR	35	33	that have logic 1s written to them are pulled HIGH by the internal		
P3.7/RD	36	34	pull-ups, and in that state can be used as inputs. As inputs, Port 3 pins that are externally pulled LOW will source current ( $I_{IL}$ in the characteristics; see Chapter 23) due to the internal pull-ups.		

		PIN					
SYMBOL	VSO56	QFP64	- DESCRIPTION				
P0.0 to P0.7	37 to 44	37 to 44	<b>Port 0</b> : 8-bit open-drain bidirectional I/O port. As an open-drain output port it can sink 8 LS TTL loads. Port 0 pins that have logic 1s written to them float, and in that state will function as high impedance inputs. Port 0 is also the multiplexed low order address and data bus during access to external memory. The strong internal pull-ups are used while emitting logic 1s within the low order address.				
P2.0 to P2.7	55 to 53, 49 to 45	56 to 54, 49 to 45	<b>Port 2</b> : 8-bit bidirectional I/O port with internal pull-ups. Port 2 pins that have logic 1s written to them are pulled HIGH by the internal pull-ups, and in that state can be used as inputs. The Port 2 output buffer can sink/source 4 LS TTL loads. Port 2 emits the high-order address byte during accesses to external memory that use 16-bit addresses (MOVX @DPTR). In this application it uses the strong internal pull-ups when emitting logic 1s. During accesses to external memory that use 8-bit addresses (MOVX @Ri). Port 2 emits the contents of the P2 Special Function Register.				
ĒĀ	50	51	<b>External Access</b> . When EA is held HIGH the CPU executes out of internal Program Memory (unless the program counter exceeds 17FFH). Holding EA LOW forces the CPU to execute out of external memory regardless of the value of the Program Counter.				
ALE	51	52	Address Latch Enable. Output pulse for latching the low byte of the address during access to external memory. ALE is emitted at a constant rate of $\frac{1}{6} \times f_{osc}$ , and may be used for external timing or clocking purposes (assuming MOVX instructions are not used).				
PSEN	52	53	<b>Program Store Enable</b> . Output read strobe to external Program Memory. When executing code out of external Program Memory, <u>PSEN</u> is activated twice each machine cycle. However, during each access to external Data Memory two <u>PSEN</u> activations are skipped.				
V <sub>DD</sub>	56	57	Power supply.				
n.c.	_	3, 9, 17, 18, 35, 36, 50 and 58	Not connected.				

### 8 FUNCTIONAL DESCRIPTION

The functional description of the device is described in:

- Chapter 9 "Memory organization"
- Chapter 10 "I/O facilities"
- Chapter 11 "Timer/event counters"
- Chapter 12 "Pulse Width Modulated output"
- Chapter 13 "Analog-to-digital converter (ADC)"
- Chapter 14 "Reduced power modes"
- Chapter 15 "I2C-bus serial I/O"
- Chapter 16 "Standard serial interface SIO0: UART"
- Chapter 17 "Interrupt system"
- Chapter 18 "Oscillator circuitry"
- Chapter 19 "Reset".

#### 8.1 General

The P8xCL580 is a stand-alone high-performance CMOS microcontroller designed for use in real-time applications such as cordless telephone and mobile communications, instrumentation, industrial control, intelligent computer peripherals and consumer products.

The device provides hardware features, architectural enhancements and new instructions to function as a controller for applications requiring up to 64 kbytes of Program Memory and/or up to 64 kbytes of Data Memory.

The P8xCL580 contains a 6 kbytes Program Memory (ROM; P83CL580); a static 256 bytes Data Memory (RAM); 40 I/O lines; three 16-bit timer/event counters; a fifteen-source two priority-level, nested interrupt structure and on-chip oscillator and timing circuit, 4-channel 8-bit A/D converter, Watchdog Timer and Pulse Width Modulation output.

# P80CL580; P83CL580

The device has two software selectable modes of reduced activity for power reduction:

- Idle mode; freezes the CPU while allowing the derivative functions (timers, serial I/O, ADC, PWM) and interrupt system to continue functioning.
- **Power-down mode**; saves the RAM contents but freezes the oscillator causing all other chip functions to be inoperative.

In addition, two serial interfaces are provided on-chip:

- a standard UART serial interface, and
- a standard I<sup>2</sup>C-bus serial interface. The I<sup>2</sup>C-bus serial interface has byte oriented master and slave functions allowing communication with the whole family of I<sup>2</sup>C-bus compatible devices.

#### 8.2 CPU timing

A machine cycle consists of a sequence of 6 states. Each state lasts for two oscillator periods, thus a machine cycle takes 12 oscillator periods or 1  $\mu$ s if the oscillator frequency (f<sub>osc</sub>) is 12 MHz.

### P80CL580; P83CL580

#### 9 MEMORY ORGANIZATION

The P8xCL580 has 6 kbytes of Program Memory (ROM; P83CL580 only) plus 256 bytes of Data Memory (RAM) on board. The device has separate address spaces for Program and Data Memory (see Fig.6). Using Port latches P0 and P2, the P8xCL580 can address up to 64 kbytes of external memory. The CPU generates both read (RD) and write (WR) signals for external Data Memory accesses, and the read strobe (PSEN) for external Program Memory.

#### 9.1 Program Memory

The P83CL580 contains 6 kbytes of internal ROM. After reset the CPU begins execution at location 0000H. The lower 6 kbytes of Program Memory can be implemented in either on-chip ROM or external Program Memory.

If the  $\overline{\text{EA}}$  pin is tied to  $V_{\text{DD}}$ , then Program Memory fetches from addresses 0000H to 17FFH are directed to the internal ROM. Fetches from addresses 1800H to FFFFH are directed to external ROM. Program Counter values greater than 17FFH are automatically addressed to external memory regardless of the state of the  $\overline{\text{EA}}$  pin.

#### 9.2 Data Memory

The P8xCL580 contains 256 bytes of internal RAM and 40 Special Function Registers (SFRs). Figure 6 shows the internal Data Memory space divided into the lower 128 bytes, the upper 128 bytes, and the SFRs space. Internal RAM locations 0 to 127 are directly and indirectly addressable. Internal RAM locations 128 to 255 are only indirectly addressable. The Special Function Register locations 128 to 255 bytes are only directly addressable.

### 9.3 Special Function Registers (SFRs)

The upper 128 bytes are the address locations of the SFRs. Figures 7 and 8 show the Special Function Registers space. The SFRs include the port latches, timers, peripheral control, serial I/O registers, etc. These registers can only be accessed by direct addressing. There are 128 directly addressable locations in the SFR address space. Bit addressable SFRs are those that end in 000B.

#### 9.4 Addressing

The P8xCL580 has five methods for addressing source operands:

- Register
- Direct

- Indirect
- Immediate
- Base-Register plus Index-Register-Indirect.

The first three methods can be used for addressing destination operands. Most instructions have a 'destination/source' field that specifies the data type, addressing methods and operands involved. For operations other than MOVs, the destination operand is also a source operand.

Access to memory addressing is as follows:

- Registers in one of the four register banks through Direct or Indirect
- Lower 128 bytes of internal RAM through Direct or Indirect; upper 128 bytes of internal RAM through Direct
- Special Function Registers through Direct
- External Data Memory through Indirect
- Program Memory look-up tables through Base-Register plus Index-Register-Indirect.









#### 10 I/O FACILITIES

#### 10.1 Ports

The P8xCL580 has 40 I/O lines treated as one 8-bit port plus 32 individually addressable bits or as five parallel 8-bit addressable ports. Port 4 has no alternative function. Ports 0, 1, 2 and 3 have the following alternative functions:

- Port 0 Provides the multiplexed low-order address and data bus for expanding the device with standard memories and peripherals.
- Port 1 Used for a number of special functions:
  - Provides the inputs for the external interrupts:  $\overline{\text{INT2}}$  to  $\overline{\text{INT8}}$ .
  - External activation of Timer 2: T2.
  - External trigger of the ADC: STADC.
  - The I<sup>2</sup>C-bus interface: SCL and SDA.
- Port 2 Provides the high-order address when expanding the device with external Program or Data Memory.
- Port 3 Pins can be configured individually to provide:
  - External interrupt request inputs: INT1 and INT0.
  - Counter input: T1 and T0.
  - Control signals to read and write to external memories: RD and WR.
  - UART input and output: RXD and TXD.

To enable a port pin alternative function, the port bit latch in its SFR must contain a logic 1.

Each port consists of a latch (SFRs P0 to P4), an output driver and input buffer. Ports 1, 2, 3 and 4 have internal pull-ups (except P1.6 and P1.7). Figure 9(a) shows that the strong transistor 'p1' is turned on for only 2 oscillator periods after a LOW-to-HIGH transition in the port latch. When on, it turns on 'p3' (a weak pull-up) through the inverter. This inverter and 'p3' form a latch which holds the logic 1. In Port 0 the pull-up 'p1' is only on when emitting logic 1s for external memory access. Writing a logic 1 to a Port 0 bit latch leaves both output transistors switched off so that the pin can be used as an high-impedance input.

#### 10.2 Port options

Thirtyeight of the 40 port pins (excluding P1.6 and P1.7 with option 2S only) may be individually configured with one of the following options. These options are also shown in Fig.9.

Option 1 **Standard Port**; quasi-bidirectional I/O with pull-up. The strong booster pull-up 'p1' is turned on for two oscillator periods after a

### P80CL580; P83CL580

LOW-to-HIGH transition in the port latch; Fig.9(a).

Option 2 **Open-drain**; quasi-bidirectional I/O with n-channel open-drain output. Use as an output requires the connection of an external pull-up resistor; see Fig.9(b).

Option 3 **Push-pull**; output with drive capability in both polarities. Under this option, pins can only be used as outputs; see Fig.9(c).

#### 10.3 Port 0 options

The definition of port options for Port 0 is slightly different. Two cases are considered. First, access to external memory ( $\overline{EA} = 0$  or access above the built-in memory boundary) and second, I/O accesses.

- 10.3.1 EXTERNAL MEMORY ACCESSES
- Option 1 True logic 0 and logic 1 are written as address to the external memory (strong pull-up to be used).
- Option 2 An external pull-up resistor is required for external accesses.
- Option 3 Not allowed for external memory accesses as the port can only be used as output.
- 10.3.2 I/O ACCESSES
- Option 1 When writing a logic 1 to the port latch, the strong pull-up 'p1' will be on for 2 oscillator periods. No weak pull-up exists. Without an external pull-up, this option can be used as a high-impedance input.
- Option 2 Open-drain; quasi-directional I/O with n-channel open-drain output. Use as an output requires the connection of an external pull-up resistor. See Fig.9(b).
- Option 3 Push-Pull; output with drive capability in both polarities. Under this option pins can only be used as outputs. See Fig.9(c).

#### 10.4 SET/RESET options

Individual mask selection of the post-reset state is available with any of the above pins. The required selection is made by appending 'S' or 'R' to Options 1, 2, or 3 above.

Option R RESET, at reset this pin will be initialized LOW.

Option S SET, at reset this pin will be initialized HIGH.



### 11 TIMER/EVENT COUNTERS

The P8xCL580 contains three 16-bit timer/event counter registers; Timer 0, Timer 1 and Timer 2 which can perform the following functions:

- Measure time intervals and pulse durations
- Count events
- Generate interrupt requests.

In the 'Timer' operating mode the register is incremented every machine cycle. Since a machine cycle consists of 12 oscillator periods, the count rate is  $1/_{12} \times f_{osc}$ .

In the 'Counter' operating mode, the register is incremented in response to a HIGH-to-LOW transition. Since it takes 2 machine cycles (24 oscillator periods) to recognize a HIGH-to-LOW transition, the maximum count rate is  $\frac{1}{24} \times f_{osc}$ . To ensure a given level is sampled, it should be held for at least one complete machine cycle.

#### 11.1 Timer 0 and Timer 1

Timer 0 and Timer 1 can be programmed independently to operate in four modes:

- Mode 0 8-bit timer or 8-bit counter each with divide-by-32 prescaler.
- Mode 1 16-bit time-interval or event counter.
- Mode 2 8-bit time-interval or event counter with automatic reload upon overflow.
- Mode 3 Timer 0 establishes TL0 and TH0 as two separate counters.

#### 11.2 Timer T2

Timer T2 is a 16-bit timer/counter that can operate (like Timer 0 and 1) either as a timer or as an event counter. These functions are selected by the state of the C/T2 bit in the T2CON register; see Tables 2 and 3.

Three operating modes are available Capture, Auto-reload and Baud Rate Generator, which also are selected via the T2CON register; see Table 4.

# P80CL580; P83CL580

#### 11.2.1 CAPTURE MODE

Figure 10 shows the Capture mode. Two options in this mode, may be selected by the EXEN2 bit in T2CON:

- If EXEN2 = 0, then Timer 2 is a 16-bit timer or counter which upon overflowing sets the Timer 2 overflow bit TF2, this may then be used to generate an interrupt.
- If EXEN2 = 1, Timer 2 operates as described above but with the additional feature that a HIGH-to-LOW transition at external input T2EX causes the current value in TL2 and TH2 to be captured into registers RCAP2L and RCAP2H respectively. In addition, the transition at T2EX causes the EXF2 bit in T2CON to be set; this may also be used to generate an interrupt.

#### 11.2.2 AUTO-RELOAD MODE

Figure 11 shows the Auto-reload mode. Also two options in this mode are selected by the EXEN2 bit in T2CON:

- If EXEN2 = 0, then when Timer 2 rolls over, it sets the TF2 bit but also causes the Timer 2 registers to be reloaded with the 16-bit value held in registers RCAP2L and RCAP2H. The 16-bit value held in these registers is preset by software.
- If EXEN2 = 1, Timer 2 operates as described above but with the additional feature that a HIGH-to-LOW transition at external input T2EX will also trigger the 16-bit reload and set the EXF2 bit.

#### 11.2.3 BAUD RATE GENERATOR MODE

The Baud Rate Generator mode is selected when RTCLK = 1. It will be described in conjunction with the serial port (UART); see Section 16.3.2.





# P80CL580; P83CL580

### 11.3 Timer/Counter 2 Control Register (T2CON)

### Table 2 Timer/Counter 2 Control Register (SFR address C8H)

7	6	5	4	3	2	1	0
TF2	EXF2	GF2	RTCLK	EXEN2	TR2	C/T2	CP/RL2

### Table 3Description of T2CON bits.

BIT	SYMBOL	DESCRIPTION
7	TF2	<b>Timer 2 overflow flag</b> . Set by a Timer 2 overflow and must be cleared by software. TF2 will not be set when RTCLK = 1.
6	EXF2	<b>Timer 2 external flag.</b> Set when either a capture or reload is caused by a negative transition on T2EX and when EXEN2 = 1. When Timer T2 interrupt is enabled, EXF2 = 1 will cause the CPU to vector to Timer 2 interrupt routine. EXF2 must be cleared by software.
5	GF2	General purpose flag bit.
4	RTCLK	<b>Receive/transmit clock flag</b> . When set, causes the UART serial port to use Timer 2 overflow pulses for its receive and transmit clock in Modes 1 and 3. RTCLK = 0 causes Timer 1 overflows to be used for the receive and transmit clock.
3	EXEN2	<b>Timer 2 external enable flag</b> . When set, allows a capture or reload to occur as a result of a negative transition on T2EX, if Timer 2 is not being used to clock the serial port. EXEN2 = 0, causes Timer 2 to ignore events at T2EX.
2	TR2	Start/stop control for Timer 2. TR2 = 1 starts the timer.
1	C/T2	<b>Timer or counter select for Timer 2</b> . $C/\overline{T2} = 0$ selects the internal timer with a clock frequency of $1/12 \times f_{osc}$ . $C/\overline{T2} = 1$ selects the external event counter; negative edge triggered.
0	CP/RL2	<b>Capture/Reload flag.</b> When set, captures will occur on negative transitions at T2EX, if EXEN2 = 1. When cleared, auto-reloads will occur either with Timer 2 overflows or negative transitions at T2EX when EXEN2 = 1. When RTCLK = 1, this bit is ignored and the timer is forced to auto-reload on a Timer 2 overflow.

**Table 4**Timer 2 operating modes; X = don't care.

RTCLK	CP/RL2	TR2	MODE
0	0	1	16-bit Auto-reload
0	1	1	16-bit Capture
1	Х	1	Baud Rate Generator
X	Х	0	Off

# P80CL580; P83CL580

### 11.4 Watchdog Timer

In addition to Timer T2 and the standard timers, a Watchdog Timer (consisting of an 11-bit prescaler and an 8-bit timer) is also incorporated.

The Watchdog Timer is controlled by the Watchdog Enable pin ( $\overline{EWN}$ ). When  $\overline{EWN} = 0$ , the timer is enabled and the Power-down mode is disabled. When  $\overline{EWN} = 1$ , the timer is disabled and the Power-down mode is enabled. In the Idle mode the Watchdog Timer and reset circuitry remain active.

The Watchdog Timer is shown in Fig. 12.

The timer frequency is derived from the oscillator frequency using the following formula:

$$f_{timer} = \frac{f_{osc}}{(12 \times 2048)} \, .$$

When a timer overflow occurs, the microcontroller is reset and a reset output pulse is generated at the RST pin. To prevent a system reset the timer must be reloaded in time by the application software. If the processor suffers a hardware/software malfunction, the software will fail to reload the timer. This failure will produce a reset upon overflow thus preventing the processor running out of control.

The Watchdog Timer can only be reloaded if the condition flag WLE (PCON.4) has been previously set by software. At the moment the counter is loaded the condition flag is automatically cleared.

The time interval between the timer reloading and the occurrence of a reset is dependent upon the reloaded value. For example, this time period may range from 2 ms to 500 ms when using an oscillator frequency  $f_{osc} = 12$  MHz.



### 12 PULSE WIDTH MODULATED OUTPUT

One Pulse Width Modulated output channel (PWM0) is provided which outputs pulses of programmable length and interval. The repetition frequency is defined by an 8-bit prescaler (PWMP) that generates the clock for the counter. The 8-bit counter counts modulo 255, i.e. from 0 to 254 inclusive. The value held in the 8-bit counter is compared to the contents of the register PWM0.

Provided the contents of this register are greater than the counter value, the  $\overline{PWM0}$  output is set LOW. If the contents of register  $\underline{PWM0}$  are equal to, or less than the counter value, the  $\overline{PWM0}$  output is set HIGH. The pulse-width-ratio is therefore defined by the contents of register  $\underline{PWM0}$ . The pulse-width-ratio will be in the range 0 to  $\frac{255}{255}$  and may be programmed in increments of  $\frac{1}{255}$ .

### P80CL580; P83CL580

The repetition frequency ( $f_{PWM}$ ) at the  $\overline{PWM0}$  output is given by:

$$f_{PWM} = \frac{f_{osc}}{\{2 \times (1 + PWMP) \times 255 \}}$$

For  $f_{osc} = 12$  MHz the above formula gives a repetition frequency range of 92 Hz to 23.5 kHz.

By loading the PWM0 register with either 00H or FFH, the PWM0 output can be retained at a constant HIGH or LOW level respectively. When loading FFH into the PWM0 register, the 8-bit counter will never actually reach this value.

The  $\overline{\text{PWM0}}$  output pin is driven by push-pull drivers and is not shared with any other function.

#### 12.1 Prescaler Frequency Control Register (PWMP)

Table 5 Prescaler Frequency Control Register (address FEH)

7	6	5	4	3	2	1	0
PWMP.7	PWMP.6	PWMP.5	PWMP.4	PWMP.3	PWMP.2	PWMP.1	PWMP.0

 Table 6
 Description of PWMP bits

BIT	SYMBOL	DESCRIPTION
7 to 1	PWMP.7 to PWMP.0	Prescaler division factor = (PWMP) + 1.

### 12.2 Pulse Width Register (PWM0)

Table 7
 Pulse Width Register (address FCH)

7	6	5	4	3	2	1	0
PWM0.7	PWM0.6	PWM0.5	PWM0.4	PWM0.3	PWM0.2	PWM0.1	PWM0.0

#### **Table 8**Description of PWM0 bits

BIT	SYMBOL	DESCRIPTION		
7 to 1	PWM0.7 to PWM0.0	LOW/HIGH ratio of $\overline{PWM0}$ signal = $\frac{(PWM0)}{\{255 - (PWM0)\}}$		



### 13 ANALOG-TO-DIGITAL CONVERTER (ADC)

The analog input circuitry consists of a 4-bit analog multiplexer and an ADC with 8-bit resolution. The analog reference voltage ( $V_{ref(p)(A)}$ ) and analog ground ( $V_{SSA}$ ) are connected via separate input pins. The conversion is selectable from 24 machine cycles (24  $\mu$ s at  $f_{osc} = 12$  MHz) to 48 machine cycles. The functional diagram of the ADC is shown in Fig. 14.

The ADC is controlled using the ADC Control Register (ADCON). Input channels are selected by the analog multiplexer via the ADCON register bits AADR0 and AADR1. The completion of the 8-bit ADC conversion is flagged by ADCI in the ADCON register and the result is stored in the Special Function Register ADCH (address C5H).

An ADC conversion in progress is unaffected by an external software ADC start.

### P80CL580; P83CL580

The result of a completed conversion remains unaffected provided ADCI = 1. While ADCS = 1 or ADCI = 1, a new ADC start will be blocked and consequently lost.

An ADC conversion already in progress is aborted when the Power-down mode is entered. The result of a completed conversion (ADCI = 1) remains unaffected when entering the Idle or Power-down mode.

The analog-to-digital conversion can be started in 3 ways:

- Start in operating mode, continue in operating mode.
- Start in operating mode, by setting the ADCS bit, then go to Idle mode.
- Set the ADEX bit, go to the Idle mode and start conversion externally via the STADC pin.

For the three cases mentioned above the internal flag ADCI is set upon completion of the conversion.



# P80CL580; P83CL580

### 13.1 ADC Control Register (ADCON)

7	6	5	4	3	2	1	0
_	ADPD	ADEX	ADCI	ADCS	CKDIV	AADR1	AADR0

### Table 10 Description of ADCON bits

BIT	SYMBOL	DESCRIPTION
7	-	Reserved.
6	ADPD	<b>Power-down.</b> This bit switches off the resistor reference to save power even when the CPU is operating.
5	ADEX	<b>Enable external start of conversion</b> . This bit determines whether a conversion can be started using the external pin STADC. When ADEX = 0, a conversion cannot be started externally using STADC. When ADEX = 1, a conversion can be started externally using STADC.
4	ADCI	<b>ADC interrupt flag</b> . This flag is set when an ADC conversion result is ready to be read. An interrupt is invoked if this is enabled. This flag must be cleared by software (it cannot be set by software); see Table 11.
3	ADCS	<b>ADC start and status flag</b> . When this bit is set an ADC conversion is started. ADCS may be set by software or by the external signal STADC. The ADC logic ensures that this signal is HIGH while the ADC is busy. On completion of the conversion ADCS is reset and after that the interrupt flag ADCI is set. ADCS cannot be reset by software; see Table 11.
2	CKDIV	This bit selects the conversion time, in terms of instruction cycles. This allows the CPU to be run at the maximum frequency (12 MHz) yet keeping the ADC timing at low frequency. When CKDIV = 0, the conversion time is equivalent to 24 instruction cycles. When CKDIV = 1, the conversion time is equivalent to 48 instruction cycles. The conversion time includes a sampling time of 6 cycles.
1	AADR1	Analog input select. These bits are used to select one of the four analog inputs; see
0	AADR0	Table 12. They only can be changed when ADCI and ADCS are both LOW.

#### Table 11 Analog-to-digital operation

ADCI	ADCS	OPERATION
0	0	ADC not busy; a conversion can be started.
0	1	ADC busy; start of a new conversion is blocked.
1	0	Conversion completed; start of a new conversion is blocked.
1	1	Intermediate status for a maximum of one machine cycle before conversion is completed (ADCI = 1, ADCS = 0).

### Table 12 Selection of analog input channel

AADR1	AADR0	SELECTED CHANNEL
0	0	AD0
0	1	AD1
1	0	AD2
1	1	AD3

### 14 REDUCED POWER MODES

There are two software selectable modes of reduced activity for further power reduction: Idle and Power-down.

#### 14.1 Idle mode

Idle mode operation permits the interrupt, serial ports, timer blocks, PWM and ADC to continue to function while the clock to the CPU is halted.

The following functions remain active during the Idle mode:

- Timer 0, Timer 1, Timer 2 and Timer 3
- UART, I<sup>2</sup>C-bus interface
- External interrupt
- PWM0 (reset; output = HIGH)
- ADC.

These functions may generate an interrupt or reset; thus ending the Idle mode.

The instruction that sets bit IDL (PCON.0) is the last instruction executed in the normal operating mode before the Idle mode is activated. Once in Idle mode, the CPU status is preserved along with the Stack Pointer, Program Counter, Program Status Word and Accumulator. The RAM and all other registers maintain their data during Idle mode. The status of the external pins during Idle mode is shown in Table 13.

There are two ways to terminate the Idle mode:

- Activation of any enabled interrupt will cause IDL (PCON.0) to be cleared by hardware thus terminating the Idle mode. The interrupt is serviced, and following the RETI instruction, the next instruction to be executed will be the one following the instruction that put the device in the Idle mode. The flag bits GF0 (PCON.2) and GF1 (PCON.3) may be used to determine whether the interrupt was received during normal execution or during the Idle mode. For example, the instruction that writes to PCON.0 can also set or clear one or both flag bits. When the Idle mode is terminated by an interrupt, the service routine can examine the status of the flag bits.
- 2. The second way of terminating the Idle mode is with an external hardware reset, or an internal reset caused by an overflow of Timer T2. Since the oscillator is still running, the hardware reset is required to be active for two machine cycles (24 oscillator periods) to complete the reset operation. Reset redefines all SFRs but does not affect the on-chip RAM.

#### 14.2 Power-down mode

The Power-down operation freezes the oscillator. The Power-down mode can only be activated by setting the PD bit in the PCON register.

The instruction that sets PD (PCON.1) is the last executed prior to going into the Power-down mode. Once in the Power-down mode, the oscillator is stopped. The contents of the on-chip RAM and the SFRs are preserved. The port pins output the value held by their respective SFRs. ALE and PSEN are held LOW.

In the Power-down mode,  $V_{DD}$  may be reduced to minimize circuit power consumption. The supply voltage must not be reduced until the Power-down mode is entered, and must be restored before the hardware reset is applied which will free the oscillator. Reset should not be released until the oscillator has restarted and stabilized.

#### 14.3 Wake-up mode

Setting the PD flag in the PCON register forces the controller into the Power-down mode. Setting this flag enables the controller to be woken-up from the Power-down mode with either the external interrupts INT2 to INT8, or a reset operation. The wake-up operation has two basic approaches as explained in Section 14.3.1; 14.3.2 and illustrated in Fig.15.

### 14.3.1 WAKE-UP USING INT2 TO INT8

If any of the interrupts INT2 to INT8 are enabled, the device can be woken-up from the Power-down mode with the external interrupts. To ensure that the oscillator is stable before the controller restarts, the internal clock will remain inactive for 1536 oscillator periods. This is controlled by an on-chip delay counter.

#### 14.3.2 WAKE-UP USING RST

To wake-up the P8xCL580, the RST pin must be kept HIGH for a minimum of 24 periods. The on-chip delay counter is inactive. The user must ensure that the oscillator is stable before any operation is attempted.

#### 14.4 Status of external pins

The status of the external pins during Idle and Power-down mode is shown in Table 13. If the Power-down mode is activated whilst accessing external Program Memory, the port data that is held in the Special Function Register P2 is restored to Port 2. If the data is a logic 1, the port pin is held HIGH during the Power-down mode by the strong pull-up transistor 'p1'; see Fig.9(a).

Table 13 Status of external pins	during Idle and Power-down modes
----------------------------------	----------------------------------

MODE	MEMORY	ALE	PSEN	PWM0	PORT 0	PORT 1	PORT 2	PORT 3	PORT 4
Idle	internal	1	1	active	port data				
	external	1	1	active	floating	port data	address	port data	port data
Power-down	internal	0	0	HIGH	port data				
	external	0	0	HIGH	floating	port data	port data	port data	port data

### 14.5 Power Control Register (PCON)

Idle and Power-down modes are activated by software using this SFR. PCON is not bit addressable, the reset value of PCON is 0XX00000B.

#### Table 14 Power Control Register (address 87H)

7	6	5	4	3	2	1	0
SMOD	—	—	WLE	GF1	GF0	PD	IDL

### Table 15 Description of PCON bits

BIT	SYMBOL	DESCRIPTION
7	SMOD	<b>Double Baud rate bit</b> . When set to a logic 1 the baud rate is doubled when the serial port SIO0 is being used in modes 1, 2 or 3.
6 and 5	_	Reserved.
4	WLE	<b>Watchdog Load Enable</b> . This flag must be set by software prior to loading the Watchdog Timer (T3). It is cleared when T3 is loaded.
3 and 2	GF1 and GF0	General purpose flag bits.
1	PD	<b>Power-down bit</b> . Setting this bit activates the Power-down mode. This bit can only be set if input EWN is HIGH. If a logic 1 is written to both PD and IDL at the same time, PD takes precedence.
0	IDL	Idle mode bit. Setting this bit activates the Idle mode.



### 15 I<sup>2</sup>C-BUS SERIAL I/O

The serial port supports the twin line  $I^2C$ -bus, which consists of a data line (SDA) and a clock line (SCL). These lines also function as the I/O port lines P1.7 and P1.6 respectively.

The system is unique because data transport, clock generation, address recognition and bus control arbitration are all controlled by hardware.

The I<sup>2</sup>C-bus serial I/O has complete autonomy in byte handling and operates in 4 modes:

- Master transmitter
- Master receiver
- Slave transmitter
- Slave receiver.

### P80CL580; P83CL580

These functions are controlled by the Serial Control Register S1CON. S1STA is the Status Register whose contents may also be used as a vector to various service routines. S1DAT is the Data Shift Register and S1ADR is the Slave Address Register. Slave address recognition is performed by on-chip hardware.

Figure 16 is the block diagram of the I<sup>2</sup>C-bus serial I/O.

0 SLAVE ADDRESS GC S1ADR SDA < SHIFT REGISTER S1DAT INTERNAL BUS ARBITRATION + SYNC LOGIC SCL BUS CLOCK GENERATOR CONTROL REGISTER S1CON STATUS REGISTER S1STA MLB199 Fig.16 Block diagram of I<sup>2</sup>C-bus serial I/O.

# P80CL580; P83CL580

### 15.1 Serial Control Register (S1CON)

Table 16 Serial Control Register (SFR address D8H)

7	6	5	4	3	2	1	0
CR2	ENS1	STA	STO	SI	AA	CR1	CR0

### Table 17 Description of S1CON bits

BIT	SYMBOL	DESCRIPTION
7	CR2	This bit along with bits CR1 (S1CON.1) and CR0 (S1CON.0) determines the serial clock frequency when SIO is in the Master mode. See Table 18.
6	ENS1	<b>ENABLE serial I/O</b> . When ENS1 = 0, the serial I/O is disabled. SDA and SCL outputs are in the high impedance state; P1.6 and P1.7 function as open-drain ports. When ENS1 = 1, the serial I/O is enabled. Output port latches P1.6 and P1.7 must be set to logic 1.
5	STA	<b>START flag</b> . When this bit is set in Slave mode, the SIO hardware checks the status of the I <sup>2</sup> C-bus and generates a START condition if the bus is free or after the bus becomes free. If STA is set while the SIO is in Master mode, SIO will generate a repeated START condition.
4	STO	<b>STOP flag</b> . With this bit set while in Master mode a STOP condition is generated. When a STOP condition is detected on the I <sup>2</sup> C-bus, the SIO hardware clears the STO flag. STO may also be set in Slave mode in order to recover from an error condition. In this case no STOP condition is transmitted to the I <sup>2</sup> C-bus. However, the SIO hardware behaves as if a STOP condition has been received and releases the SDA and SCL. The SIO then switches to the not addressed slave receiver mode. The STOP flag is cleared by the hardware.
3	SI	<ul> <li>SIO interrupt flag. This flag is set, and an interrupt is generated, after any of the following events occur:</li> <li>A start condition is generated in Master mode</li> <li>Own slave address has been received during AA = 1</li> <li>The general call address has been received while GC (S1ADR.0) = 1 and AA = 1</li> <li>A data byte has been received or transmitted in Master mode (even if arbitration is lost)</li> <li>A data byte has been received or transmitted as selected slave</li> <li>A Stop or Start condition is received as selected slave receiver or transmitter.</li> </ul>
2	AA	<ul> <li>Assert Acknowledge. When this bit is set, an acknowledge (low level to SDA) is returned during the acknowledge clock pulse on the SCL line when:</li> <li>Own slave address is received</li> <li>General call address is received; GC (S1ADR.0) = 1</li> <li>A data byte is received while the device is programmed to be a Master Receiver</li> <li>A data byte is received while the device is a selected Slave Receiver.</li> <li>When this bit is reset, no acknowledge is returned. Consequently, no interrupt is requested when the own slave address or general call address is received.</li> </ul>
1	CR1	These two bits along with the CR2 (S1CON.7) bit determine the serial clock frequency
0	CR0	when SIO is in the Master mode. See Table 18.

### P80CL580; P83CL580

CR2	CD2 CD4	CR0 f <sub>osc</sub> DIVISC		BIT RATE (kHz) AT f <sub>osc</sub>			
GRZ	CR1		IOSC DIVISOR	3.58 MHz	6 MHz	12 MHz	
0	0	0	256	14.0	23.4	46.9	
0	0	1	224	16.0	26.8	53.6	
0	1	0	192	18.6	31.3	62.5	
0	1	1	160	22.4	37.5	75.0	
1	0	0	960	3.73	6.25	12.5	
1	0	1	120	29.8	50.0	100.0	
1	1	0	60	59.7	100.0	_	
1	1	1	not allowed	_	_	_	

Table 18 Selection of the serial clock frequency SCL in a Master mode of operation

### 15.2 Serial Status Register (S1STA)

S1STA is a read-only register. The contents of this register may be used as a vector to a service routine. This optimizes the response time of the software and consequently that of the  $I^2$ C-bus. The status codes for all possible modes of the  $I^2$ C-bus interface are given in Tables 21 to 25.

#### Table 19 Serial Status Register (address D9H)

7	6	5	4	3	2	1	0
SC4	SC3	SC2	SC1	SC0	0	0	0

#### Table 20 Description of S1STA bits

BIT	SYMBOL	DESCRIPTION
3 to 7	SC4 to SC0	5-bit status code.
0 to 2	_	These three bits are always zero.

#### Table 21 MST/TRX mode

S1STA VALUE	DESCRIPTION
08H	A START condition has been transmitted.
10H	A repeated START condition has been transmitted.
18H	SLA and W have been transmitted, ACK has been received.
20H	SLA and W have been transmitted, ACK received.
28H	DATA of S1DAT has been transmitted, ACK received.
30H	DATA of S1DAT has been transmitted, ACK received.
38H	Arbitration lost in SLA, R/W or DATA.

# P80CL580; P83CL580

### Table 22 MST/REC mode

S1STA VALUE	DESCRIPTION
08H	A START condition has been transmitted.
10H	A repeated START condition has been transmitted.
38H	Arbitration lost while returning ACK.
40H	SLA and R have been transmitted, ACK received.
48H	SLA and R have been transmitted, ACK received.
50H	DATA has been received, ACK returned.
58H	DATA has been received, ACK returned.

### Table 23 SLV/REC mode

S1STA VALUE	DESCRIPTION
60H	Own SLA and W have been received, ACK returned.
68H	Arbitration lost in SLA, R/W as MST. Own SLA and W have been received, ACK returned.
70H	General CALL has been received, ACK returned.
78H	Arbitration lost in SLA, R/W as MST. General CALL has been received.
80H	Previously addressed with own SLA. DATA byte received, ACK returned.
88H	Previously addressed with own SLA. DATA byte received, ACK returned.
90H	Previously addressed with general CALL. DATA byte has been received, ACK has been returned.
98H	Previously addressed with general CALL. DATA byte has been received, ACK has been returned.
АОН	A STOP condition or repeated START condition has been received while still addressed as SLV/REC or SLV/TRX.

### Table 24 SLV/TRX mode

S1STA VALUE	DESCRIPTION
A8H	Own SLA and R have been received, ACK returned.
B0H	Arbitration lost in SLA, R/W as MST. Own SLA and R have been received, ACK returned.
B8H	DATA byte has been transmitted, ACK received.
C0H	DATA byte has been transmitted, ACK received.
C8H	Last DATA byte has been transmitted (AA = 0), ACK received.

### Table 25 Miscellaneous.

S1STA VALUE	DESCRIPTION
00H	Bus error during MST mode or selected SLV mode, due to an erroneous START or STOP condition.
F8H	No relevant state information available, SI = 0.

### P80CL580; P83CL580

Table 26 Symb	ols used in	Tables 21 to 25.
---------------	-------------	------------------

SYMBOL	DESCRIPTION
SLA	7-bit slave address
R	Read bit
W	Write bit
ACK	Acknowledgement (acknowledge bit is logic 0)
ACK	No acknowledgement (acknowledge bit is logic 1)
DATA	8-bit data byte to or from I <sup>2</sup> C-bus
MST	Master
SLV	Slave
TRX	Transmitter
REC	Receiver

### 15.3 Data Shift Register (S1DAT)

S1DAT contains the serial data to be transmitted or data which has just been received. The MSB (bit 7) is transmitted or received first; i.e. data shifted from right to left.

#### Table 27 Data Shift Register (SFR address DAH)

7	6	5	4	3	2	1	0
S1DAT.7	S1DAT.6	S1DAT.5	S1DAT.4	S1DAT.3	S1DAT.2	S1DAT.1	S1DAT.0

#### 15.4 Address Register (S1ADR)

This 8-bit register may be loaded with the 7-bit slave address to which the controller will respond when programmed as a slave receiver/transmitter.

#### Table 28 Address Register (SFR address DBH)

7	6	5	4	3	2	1	0
SLA6	SLA5	SLA4	SLA3	SLA2	SLA1	SLA0	GC

### Table 29 Description of S1ADR bits

BIT	SYMBOL	DESCRIPTION
7 to 1	SLA6 to SLA0	Own slave address.
0	GC	This bit is used to determine whether the general call address is recognized. When $GC = 0$ , the general call address is not recognized; when $GC = 1$ , the general call address is recognized.

### 16 STANDARD SERIAL INTERFACE SIO0: UART

This serial port is full duplex which means that it can transmit and receive simultaneously. It is also receive-buffered and can commence reception of a second byte before a previously received byte has been read from the register. (However, if the first byte has not been read by the time the reception of the second byte is complete, one of the bytes will be lost). The serial port receive and transmit registers are both accessed via the Special Function Register SOBUF. Writing to SOBUF loads the transmit register and reading SOBUF accesses a physically separate receive register.

The serial port can operate in 4 modes:

- Mode 0 Serial data enters and exits through RXD. TXD outputs the shift clock. Eight bits are transmitted/received (LSB first). The baud rate is fixed at  $\frac{1}{12} \times f_{osc}$ . See Figs 18 and 19.
- Mode 1 10 bits are transmitted (through TXD) or received (through RXD): a start bit (logic 0), 8 data bits (LSB first), and a stop bit (logic 1). On receive, the stop bit goes into RB8 in Special Function Register S0CON. The baud rate is variable. See Figs 20 and 21.
- Mode 2 11 bits are transmitted (through TXD) or received (through RXD): start bit (logic 0), 8 data bits (LSB first), a programmable 9<sup>th</sup> data bit, and a stop bit (logic 1). On transmit, the 9<sup>th</sup> data bit (TB8 in S0CON) can be assigned the value of a logic 0 or logic 1. Or, for example, the parity bit (P, in the PSW) could be moved into TB8. On receive, the 9<sup>th</sup> data bit goes into RB8 in S0CON, while the stop bit is ignored. The baud rate is programmable to either  $1_{32}$  or  $1_{64} \times f_{osc}$ . See Figs 22 and 23.
- Mode 3 11 bits are transmitted (through TXD) or received (through RXD): a start bit (logic 0), 8 data bits (LSB first), a programmable 9<sup>th</sup> data bit and a stop bit (logic 1). In fact, Mode 3 is the same as Mode 2 in all respects except baud rate. The baud rate in Mode 3 is variable. See Figs 24 and 25.

In all four modes, transmission is initiated by any instruction that uses S0BUF as a destination register. Reception is initiated in Mode 0 by the condition RI = 0 and REN = 1. Reception is initiated in the other modes by the incoming start bit if REN = 1.

### P80CL580; P83CL580

#### 16.1 Multiprocessor communications

Modes 2 and 3 have a special provision for multiprocessor communications. In these modes, 9 data bits are received. The 9<sup>th</sup> bit goes into RB8. The following bit is the stop bit. The port can be programmed such that when the stop bit is received, the serial port interrupt will be activated, but only if RB8 = 1. This feature is enabled by setting bit SM2 in SOCON. One use of this feature, in multiprocessor systems, is as follows.

When the master processor wants to transmit a block of data to one of several slaves, it first sends out an address byte which identifies the target slave. An address byte differs from a data byte in that the 9<sup>th</sup> bit is HIGH in an address byte and LOW in a data byte. With SM2 = 1, no slave will be interrupted by a data byte. An address byte, however, will interrupt all slaves, so that each slave can examine the received byte and see if it is being addressed. The addressed slave will clear its SM2 bit and prepare to receive the data bytes that will be sent. The slaves that were not being addressed leave their SM2 bits set and go on about their business, ignoring the coming data bytes.

SM2 has no effect in Mode 0, and in Mode 1 can be used to check the validity of the stop bit. In a Mode 1 reception, if SM2 = 1, the receive interrupt will not be activated unless a valid stop bit is received.

### P80CL580; P83CL580

### 16.2 Serial Port Control and Status Register (S0CON)

The Serial Port Control and Status Register is the Special Function Register S0CON. The register contains not only the mode selection bits, but also the 9<sup>th</sup> data bit for transmit and receive (TB8 and RB8), and the serial port interrupt bits (TI and RI).

Table 30         Serial Port Control Register (address 98H)	)
---	---

7	6	5	4	3	2	1	0
SMO	SM1	SM2	REN	TB8	RB8	TI	RI

#### Table 31 Description of S0CON bits

BIT	SYMBOL	DESCRIPTION
7	SM0	These bits are used to select the serial port mode; see Table 32.
6	SM1	
5	SM2	Enables the multiprocessor communication feature in Modes 2 and 3. In these modes, if $SM2 = 1$ , then RI will not be activated if the received 9 <sup>th</sup> data bit (RB8) is a logic 0. In Mode 1, if $SM2 = 1$ , then RI will not be activated unless a valid stop bit was received. In Mode 0, SM2 should be a logic 0.
4	REN	Enables serial reception and is set by software to enable reception, and cleared by software to disable reception.
3	TB8	Is the 9 <sup>th</sup> data bit that will be transmitted in Modes 2 and 3. Set or cleared by software as desired.
2	RB8	In Modes 2 and 3, is the $9^{th}$ data bit received. In Mode 1, if SM2 = 0 then RB8 is the stop bit that was received. In Mode 0, RB8 is not used.
1	TI	<b>The transmit interrupt flag</b> . Set by hardware at the end of the 8 <sup>th</sup> bit time in Mode 0, or at the beginning of the stop bit time in the other modes, in any serial transmission. Must be cleared by software.
0	RI	<b>The receive interrupt flag</b> . Set by hardware at the end of the 8 <sup>th</sup> bit time in Mode 0, or halfway through the stop bit time in the other modes, in any serial transmission (except see SM2). Must be cleared by software.

 Table 32
 Selection of the serial port modes

SMO	SM1	MODE	DESCRIPTION	BAUD RATE	
0	0	Mode 0	Shift register	$1/_{12} \times f_{osc}$	
0	1	Mode 1	8-bit UART	variable	
1	0	Mode 2	9-bit UART	$1_{32}$ or $1_{64} \times f_{osc}$	
1	1	Mode 3	9-bit UART	variable	

### P80CL580; P83CL580

### 16.3 Baud rates

The baud rate in Mode 0 is fixed and may be calculated as:

Baud Rate = 
$$\frac{f_{osc}}{12}$$

The baud rate in Mode 2 depends on the value of the SMOD bit in Special Function Register PCON and may be calculated as:

Baud Rate =  $\frac{2^{SMOD}}{64} \times f_{osc}$ 

• If SMOD = 0 (value on reset), the baud rate is  $\frac{1}{64} \times f_{osc}$ 

• If SMOD = 1, the baud rate is  $\frac{1}{32} \times f_{osc}$ 

The baud rates in Modes 1 and 3 are determined by the Timer 1 or Timer 2 overflow rate.

#### 16.3.1 USING TIMER 1 TO GENERATE BAUD RATES

When Timer 1 is used as the Baud Rate Generator, the baud rates in Modes 1 and 3 are determined by the Timer 1 overflow rate and the value of the SMOD bit as

Table 33 Commonly used baud rates generated by Timer
--

follows:

Baud Rate = 
$$\frac{2^{\text{SMOD}}}{32} \times \text{Timer 1 Overflow Rate}$$

The Timer 1 interrupt should be disabled in this application. The Timer itself can be configured for either 'timer' or 'counter' operation in any of its 3 running modes. In most typical applications, it is configured for 'timer' operation, in the Auto-reload mode (high nibble of TMOD = 0010B). In this case the baud rate is given by the formula:

Baud Rate = 
$$\frac{2^{SMOD}}{32} \times \frac{f_{osc}}{\{12 \times (256 - TH1)\}}$$

By configuring Timer 1 to run as a 16-bit timer (high nibble of TMOD = 0001B), and using the Timer 1 interrupt to do a 16-bit software reload, very low baud rates can be achieved. Table 33 lists commonly used baud rates and how they can be obtained from Timer 1.

BAUD RATE (kb/s)	f <sub>osc</sub> (MHz)	SMOD	C/T	TIMER 1 MODE	RELOAD VALUE
1000.0 <sup>(1)</sup>	12.000	χ(2)	Х	Х	Х
375.0 <sup>(3)</sup>	12.000	1	Х	Х	Х
62.5 <sup>(4)</sup>	12.000	1	0	Mode 2	FFH
19.2	11.059	1	0	Mode 2	FDH
9.6	11.059	0	0	Mode 2	FDH
4.8	11.059	0	0	Mode 2	FAH
2.4	11.059	0	0	Mode 2	F4H
1.2	11.059	0	0	Mode 2	E8H
137.5	11.986	0	0	Mode 2	1DH
110.0	6.000	0	0	Mode 2	72H
110.0	12.000	0	0	Mode 1	FEEBH

Notes

- 1. Maximum in Mode 0.
- 2. X = don't care
- 3. Maximum in Mode 2.
- 4. Maximum in Modes 1 and 3.

#### 16.3.2 USING TIMER 2 TO GENERATE BAUD RATES

Timer 2 is selected as a Baud Rate Generator by setting the RTCLK bit in T2CON. The Baud Rate Generator mode is similar to the Auto-reload mode, in that a roll-over in TH2 causes Timer 2 registers to be reloaded with the 16-bit value held in the registers RCAP2H and RCAP2L, which are preset by software. Baud rates in Modes 1 and 3 are determined by Timer 2's overflow rate as specified below.

# Baud Rate = $\frac{\text{Timer 2 Overflow Rate}}{16}$

The Timer 2 can be configured for either 'timer' or 'counter' operation. In the most typical applications, it is configured for 'timer' operation (C/T2 = 0). 'Timer' operation is slightly different for Timer 2 when it is being used as a Baud Rate Generator. Normally, as a timer it would increment every machine cycle at a frequency of  $1/_{12} \times f_{osc}$ . However, as a Baud Rate Generator it increments every state time at a frequency of  $1/_2 \times f_{osc}$ . In this case the baud rate in Modes 1 and 3 is determined as:

Baud Rate = 
$$\frac{f_{osc}}{32 \times \{65536 - (RCAP2H; RCAP2L)\}}$$

### P80CL580; P83CL580

Where (RCAP2H; RCAP2L) is the content of registers RCAP2H and RCAP2L taken as a 16-bit unsigned integer.

The Baud Rate Generator mode for Timer 2 is shown in Fig.17. This figure is only valid if RTCLK = 1. At roll-over TH2 does not set the TF2 bit in T2CON and therefore, will not generate an interrupt. Consequently, the Timer 2 interrupt does not need to be disabled when in the Baud Rate Generator mode. If EXEN2 is set, a HIGH-to-LOW transition on T2EX will set the EXF2 bit, also in T2CON, but will not cause a reload from (RCAP2H; RCAP2L) to (TH2, TL2). Therefore, in this mode T2EX may be used as an additional external interrupt.

When Timer 2 is operating as a timer (TR2 = 1), in the Baud Rate Generator mode, registers TH2 and TL2 should not be accessed (read or write). Under these conditions the timer is being incremented every state time and therefore the results of a read or write may not be accurate. The registers RCAP2H and RCAP2L however, may be read but not written to. A write might overlap a reload and cause write and/or reload errors. If a write operation is required, Timer 2 or RCAP2H/RCAP2L should first be turned off by clearing the TR2 bit.


















P80CL580; P83CL580

### Low voltage 8-bit microcontrollers

#### **17 INTERRUPT SYSTEM**

External events and the real-time-driven on-chip peripherals require service by the CPU asynchronously to the execution of any particular section of code. To tie the asynchronous activities of these functions to normal program execution a multiple-source, two-priority-level, nested interrupt system is provided. The P8xCL580 acknowledges interrupt requests from fifteen sources as follows:

- INTO to INT8
- Timer 0, Timer 1 and Timer 2
- I<sup>2</sup>C-bus serial I/O
- UART
- ADC.

Each interrupt vectors to a separate location in Program Memory for its service routine. Each source can be individually enabled or disabled by corresponding bits in the Interrupt Enable Registers (1EN0 and 1EN1). The priority level is selected via the Interrupt Priority Registers (IP0 and IP1). All enabled sources can be globally disabled or enabled. Figure 26 shows the interrupt system.

#### 17.1 External interrupts INT2 to INT8

Port 1 lines serve an alternative purpose as seven additional interrupts INT2 to INT8. When enabled, each of these lines may wake-up the device from the Power-down mode. Using the Interrupt Polarity Register (IX1), each pin may be initialized to be either active HIGH or active LOW. IRQ1 is the Interrupt Request Flag Register. If the interrupt is enabled, each flag will be set on an interrupt request but must be cleared by software, i.e. via the interrupt software or when the interrupt is disabled.

A low-priority interrupt can be interrupted by a high-priority interrupt but not by another low-priority interrupt. A high-priority can not be interrupted by any other interrupt. If two interrupt requests of different priority levels are received simultaneously, the request having the highest priority level will be serviced. If interrupt requests of the same priority level are received simultaneously an internal polling sequence determines which request is serviced. Thus within each priority level there is a second priority structure determined by the polling sequence (see Fig.26).

Port 1 interrupts are level sensitive. A Port 1 interrupt will be recognized when a level (HIGH or LOW depending on the Interrupt Polarity Register) on P1.n is held active for at least one machine cycle. The interrupt request is not serviced until the next machine cycle. Figure 27 shows the external interrupt system.

#### 17.2 Interrupt priority

Each interrupt source can be set to either a high priority or to a low priority. If interrupts of the same priority are requested simultaneously, the processor will branch to the interrupt polled first, according to Table 34.

A low priority interrupt routine can only be interrupted by a high priority interrupt. A high priority interrupt routine can not be interrupted.

Table 34 shows the interrupt vectors in order of priority. The vector indicates the ROM location where the appropriate interrupt service routine starts.

#### Table 34 Interrupt vectors

SYMBOL <sup>(1)</sup>	VECTOR ADDRESS (HEX)	SOURCE
X0 (highest)	0003	External 0
S1	002B	I <sup>2</sup> C port
X5	0053	External 5
ТО	000B	Timer 0
T2	0033	Timer 2
X6	005B	External 6
X1	0013	External 1
X2	003B	External 2
X7	0063	External 7
T1	001B	Timer 1
X3	0043	External 3
X8	006B	External 8
SO	0023	UART
X4	004B	External 4
ADC (lowest)	0073	ADC

#### Note

1. X0 has the highest priority; ADC the lowest.



### P80CL580; P83CL580



### 17.3 Interrupt related registers

The registers IEN0, IEN1, IP0, IP1, IX1 and IRQ1 are used in conjunction with the interrupt system.

ADDRESS	REGISTER	DESCRIPTION			
A8H	IEN0	nterrupt Enable Register			
E8H	IEN1	nterrupt Enable Register (INT2 to INT8)			
B8H	IP0	nterrupt Priority Register			
F8H	IP1	nterrupt Priority Register (INT2 to INT8, ADC)			
E9H	IX1	nterrupt Polarity Register			
COH	IRQ1	nterrupt Request Flag Register			

Table 35 Special Function Registers related to the interrupt system

### P80CL580; P83CL580

17.3.1 INTERRUPT ENABLE REGISTER (IEN0)

Bit values: 0 = interrupt disabled; 1 = interrupt enabled.

H)
H)

7	6	5	4	3	2	1	0
EA	ET2	ES1	ES0	ET1	EX1	ET0	EX0

#### Table 37 Description of IEN0 bits

BIT	SYMBOL	DESCRIPTION
7	EA	General enable/disable control. If EA = 0, no interrupt is enabled. If EA = 1, any
		individually enabled interrupt will be accepted.
6	ET2	Enable T2 interrupt.
5	ES1	Enable I <sup>2</sup> C interrupt.
4	ES0	Enable UART SIO interrupt.
3	ET1	Enable Timer 1 interrupt (T1).
2	EX1	Enable external interrupt 1.
1	ET0	Enable Timer 0 interrupt (T0).
0	EX0	Enable external interrupt 0.

#### 17.3.2 INTERRUPT ENABLE REGISTER (IEN1)

Bit values: 0 = interrupt disabled; 1 = interrupt enabled.

#### Table 38 Interrupt Enable Register (SFR address E8H)

7	6	5	4	3	2	1	0
EAD	EX8	EX7	EX6	EX5	EX4	EX3	EX2

#### Table 39 Description of IEN1 bits

BIT	SYMBOL	DESCRIPTION				
7	EAD	Enable ADC interrupt.				
6	EX8	Enable external interrupt 8.				
5	EX7	Enable external interrupt 7.				
4	EX7	Enable external interrupt 6.				
3	EX5	able external interrupt 5.				
2	EX4	Enable external interrupt 4.				
1	EX3	Enable external interrupt 3.				
0	EX2	Enable external interrupt 2.				

### P80CL580; P83CL580

17.3.3 INTERRUPT PRIORITY REGISTER (IP0)

Bit values: 0 = low priority; 1 = high priority.

<b>T</b> I I 40		<b>D</b> · ·	
Table 40	Interrupt Priority	y Register i	(SFR address B8H)

7	6	5	4	3	2	1	0
_	PT2	PS1	PS0	PT1	PX1	PT0	PX0

#### Table 41 Description of IP0 bits

BIT	SYMBOL	DESCRIPTION				
7	-	Reserved.				
6	PT2	ïmer 2 interrupt priority level.				
5	PS1	<sup>2</sup> C interrupt priority level.				
4	PS0	UART SIO interrupt priority level.				
3	PT1	imer 1 interrupt priority level.				
2	PX1	External interrupt 1 priority level.				
1	PT0	Timer 0 interrupt priority level.				
0	PX0	External interrupt 0 priority level.				

17.3.4 INTERRUPT PRIORITY REGISTER (IP1)

Bit values: 0 = 1 low priority; 1 = 1 high priority.

#### Table 42 Interrupt Priority Register (SFR address F8H)

7	6	5	4	3	2	1	0
PADC	PX8	PX7	PX6	PX5	PX4	PX3	PX2

#### Table 43 Description of IP1 bits

BIT	SYMBOL	DESCRIPTION				
7	PADC	ADC interrupt priority level.				
6	PX8	External interrupt 8 priority level.				
5	PX7	External interrupt 7 priority level.				
4	PX6	External interrupt 6 priority level.				
3	PX5	xternal interrupt 5 priority level.				
2	PX4	External interrupt 4 priority level.				
1	PX3	External interrupt 3 priority level.				
0	PX2	External interrupt 2 priority level.				

### P80CL580; P83CL580

#### 17.3.5 INTERRUPT POLARITY REGISTER (IX1)

Writing either a logic 1 or logic 0 to any Interrupt Polarity Register bit sets the polarity level of the corresponding external interrupt to an active HIGH or active LOW respectively.

Table 44	Interrupt Polarity	Register (SFF	R address E9H)
----------	--------------------	---------------	----------------

7	6	5	4	3	2	1	0
_	IL8	IL7	IL6	IL5	IL4	IL3	IL2

#### Table 45 Description of IX1 bits

BIT	SYMBOL	DESCRIPTION
7	—	reserved
6	IL8	external interrupt 8 polarity level
5	IL7	external interrupt 7 polarity level
4	IL6	external interrupt 6 polarity level
3	IL5	external interrupt 5 polarity level
2	IL4	external interrupt 4 polarity level
1	IL3	external interrupt 3 polarity level
0	IL2	external interrupt 2 polarity level

#### 17.3.6 INTERRUPT REQUEST FLAG REGISTER (IRQ1)

#### **Table 46** Interrupt Request Flag Register (SFR address C0H)

7	6	5	4	3	2	1	0
-	IQ8	IQ7	IQ6	IQ5	IQ4	IQ3	IQ2

#### Table 47 Description of IRQ1 bits

BIT	SYMBOL	DESCRIPTION
7	-	reserved
6	IQ8	external interrupt 8 request flag
5	IQ7	external interrupt 7 request flag
4	IQ6	external interrupt 6 request flag
3	IQ5	external interrupt 5 request flag
2	IQ4	external interrupt 4 request flag
1	IQ3	external interrupt 3 request flag
0	IQ2	external interrupt 2 request flag

#### **18 OSCILLATOR CIRCUITRY**

The on-chip oscillator circuitry of the P8xCL580 is a single-stage inverting amplifier biased by an internal feedback resistor. The oscillator circuit is shown in Fig.29. For operation as a standard quartz oscillator, no external components are needed, except for the 32 kHz option. When using external capacitors, ceramic resonators, coils and RC networks to drive the oscillator, five different configurations are supported (see Table 48 and Fig.28).

In the Power-down mode the oscillator is stopped and XTAL1 is pulled HIGH. The oscillator invertor is switched off to ensure no current will flow regardless of the voltage at XTAL1, for configurations (a), (b), (c), (d), (e) and (g) of Fig.28.

### P80CL580; P83CL580

To drive the device with an external clock source, apply the external clock signal to XTAL1, and leave XTAL2 to float, as shown in Fig.28(f). There are no requirements on the duty cycle of the external clock, since the input to the internal clocking circuitry is buffered by a flip-flop.

Various oscillator options are provided for optimum on-chip oscillator performance; these are specified in Table 48 and shown in Fig.28. The required option should be stated when ordering.

OPTION	APPLICATION
Oscillator 1	For 32 kHz clock applications with external trimmer for frequency adjustment. A 4.7 M $\Omega$ bias resistor is needed for use in parallel with the crystal; see Fig.28(c).
Oscillator 2	Low-power, low-frequency operations using LC components; see Fig.28(e).
Oscillator 3	Medium frequency range applications.
Oscillator 4	High frequency range applications.
RC oscillator	RC oscillator configuration; see Figs 28(g) and 30.



 Table 48 Oscillator options



## P80CL580; P83CL580

RESONATOR	FREQUENCY	OPTION	C1 EX	T. (pF)	C2 EX	T. (pF)	RESONATOR MAX.
RESONATOR	(MHz)	(see Table 48)	MIN.	MAX.	MIN.	MAX.	SERIES RESISTANCE
Quartz	0.032	Oscillator 1	0	0	5	15	15 kΩ <sup>(1)</sup>
	1.0		0	30	0	30	600 Ω
	3.58	Oscillator 2	0	15	0	15	100 Ω
	4.0		0	20	0	20	75 Ω
	6.0	Oscillator 3	0	10	0	10	60 Ω
	10.0		0	15	0	15	60 Ω
	12.0	Oscillator 4	0	10	0	10	40Ω
	16.0		0	15	0	15	20 Ω
PXE	0.455		40	50	40	50	10 Ω
	1.0		15	50	15	50	100 Ω
	3.58	Oscillator 2	0	40	0	40	10 Ω
	4.0		0	40	0	40	10 Ω
	6.0		0	20	0	20	5 Ω
	10.0	Oscillator 3	0	15	0	15	6 Ω
	12.0	Oscillator 4	10	40	10	40	6 Ω
LC		Oscillator 2	20	90	20	90	10 μH = 1 Ω
							$100 \ \mu\text{H} = 5 \ \Omega$
							1 mH = 75 Ω

#### Table 49 Oscillator type selection guide

#### Note

1. 32 kHz quartz crystals with a series resistance >15 k $\Omega$  will reduce the guaranteed supply voltage range to 2.5 to 3.5 V.

### P80CL580; P83CL580



#### Table 50 Oscillator equivalent circuit parameters.

The equivalent circuit data of the internal oscillator compares with that of matched crystals.

SYMBOL	PARAMETER	OPTION	CONDITION	MIN.	TYP.	MAX.	UNIT
g <sub>m</sub>	transconductance	Oscillator 1; 32 kHz	T <sub>amb</sub> = +25 °C;	_	15	_	μS
		Oscillator 2	V <sub>DD</sub> = 4.5 V	200	600	1000	μS
		Oscillator 3		400	1500	4000	μS
		Oscillator 4		1000	4000	10000	μS
C1 <sub>i</sub>	input capacitance	Oscillator 1; 32 kHz		-	3.0	-	pF
		Oscillator 2		_	8.0	-	pF
		Oscillator 3		_	8.0	-	pF
		Oscillator 4		_	8.0	-	pF
C2 <sub>i</sub>	output capacitance	Oscillator 1; 32 kHz		-	23	-	pF
		Oscillator 2		_	8.0	-	pF
		Oscillator 3		_	8.0	_	pF
		Oscillator 4		_	8.0	-	pF
R2	output resistance	Oscillator 1; 32 kHz		_	3800	-	kΩ
		Oscillator 2		-	65	-	kΩ
		Oscillator 3		-	18	-	kΩ
		Oscillator 4		_	5.0	-	kΩ

P80CL580; P83CL580

### Low voltage 8-bit microcontrollers

#### 19 RESET

To initialize the P8xCL580 a reset is performed by either of three methods:

- Applying an external signal to the RST pin
- Via Power-on-reset circuitry
- Watchdog Timer.

A reset leaves the internal registers as shown in Chapter 20. The reset state of the port pins is mask-programmable and can be defined by the user.

#### 19.1 External reset using the RST pin

The reset input for the P8xCL580 is RST. A Schmitt trigger is used at the input for noise rejection. The output of the Schmitt trigger is sampled by the reset circuitry every machine cycle. A reset is accomplished by holding the RST pin HIGH for at least two machine cycles (24 oscillator periods) while the oscillator is running. The CPU responds by executing an internal reset. Port pins adopt their reset state immediately after the RST goes HIGH. During reset, ALE and PSEN are held HIGH.

The external reset is asynchronous to the internal clock. The RST pin is sampled during state 5, phase 2 of every machine cycle. After a HIGH is detected at the RST pin, an internal reset is repeated until RST goes LOW. The reset circuitry is also affected by the Watchdog timer; see Section 11.4. The internal RAM is not affected by reset. When  $V_{DD}$  is turned on, the RAM contents are indeterminate.

#### 19.2 Power-on-reset

The device contains on-chip circuitry which switches the port pins to the customer defined logic level as soon as  $V_{DD}$  exceeds 1.3 V; if the mask option 'ON' has been chosen. As soon as the minimum supply voltage is reached, the oscillator will start up. However, to ensure that the oscillator is stable before the controller starts, the clock signals are gated away from the CPU for a further 1536 oscillator periods. During that time the CPU is held in a reset state. A hysteresis of approximately 50 mV at a typical power-on switching level of 1.3 V will ensure correct operation (see Fig.34).

The on-chip Power-on reset circuitry can also be switched off via the mask option 'OFF'. This option reduces the Power-down current to typically 800 nA and can be chosen if external reset circuitry is used. For applications not requiring the internal reset, option 'OFF' should be chosen.

An automatic reset can be obtained by connecting the RST pin to  $V_{DD}$  via a 10  $\mu$ F capacitor. At power-on, the voltage on the RST pin is equal to  $V_{DD}$  minus the capacitor voltage, and decreases from  $V_{DD}$  as the capacitor charges through the internal resistor (R<sub>RST</sub>) to ground. The larger the capacitor, the more slowly  $V_{RST}$  decreases.  $V_{RST}$  must remain above the lower threshold of the Schmitt trigger long enough to effect a complete reset. The time required is the oscillator start-up time, plus 2 machine cycles. The Power-on-reset circuitry is shown in Fig.33.







## P80CL580; P83CL580

#### 20 SPECIAL FUNCTION REGISTERS\_OVERVIEW

The P8xCL580 has 40 SFRs available to the user.

ADDRESS (HEX)	NAME	RESET VALUE (B)	FUNCTION
FF	T3 <sup>(1)</sup>	00000000	Watchdog Timer
FE	PWMP <sup>(1)</sup>	00000000	Prescaler Frequency Control Register
FC	PWM0 <sup>(1)</sup>	00000000	Pulse Width Register 0
F8	IP1 <sup>(1)</sup>	00000000	Interrupt Priority Register (INT2 to INT8, ADC)
F0	B <sup>(2)</sup>	00000000	B Register
E9	IX1 <sup>(1)</sup>	00000000	Interrupt Polarity Register
E8	IEN1 <sup>(1)(2)</sup>	00000000	Interrupt Enable Register 1
E0	ACC <sup>(2)</sup>	00000000	Accumulator
DB	S1ADR <sup>(1)</sup>	00000000	I <sup>2</sup> C-bus Slave Address Register
DA	S1DAT <sup>(1)</sup>	00000000	I <sup>2</sup> C-bus Data Shift Register
D9	S1STA <sup>(1)</sup>	111 1000	I <sup>2</sup> C-bus Serial Status Register
D8	S1CON <sup>(1)(2)</sup>	00000000	I <sup>2</sup> C-bus Serial Control Register
D0	PSW <sup>(2)</sup>	00000000	Program Status Word
CD	TH2 <sup>(1)</sup>	00000000	Timer 2 High byte
CC	TL2 <sup>(1)</sup>	00000000	Timer 2 Low byte
СВ	RCAP2H <sup>(1)</sup>	00000000	Timer 2 Reload/Capture Register High byte
CA	RCAP2L <sup>(1)</sup>	00000000	Timer 2 Reload/Capture Register Low byte
C8	T2CON <sup>(1)(2)</sup>	00000000	Timer/Counter 2 Control Register
C5	ADCH <sup>(1)</sup>	1111 1111	ADC Result Register
C4	ADCON <sup>(1)</sup>	X0000000	ADC Control Register
C1	P4 <sup>(1)</sup>	XXXXXXXXX <sup>(3)</sup>	Digital I/O Port Register 4
C0	IRQ1 <sup>(1)(2)</sup>	00000000	Interrupt Request Flag Register

## P80CL580; P83CL580

ADDRESS (HEX)	NAME	RESET VALUE (B)	FUNCTION
B8	IP0 <sup>(2)</sup>	X0000000	Interrupt Priority Register 0
B0	P3 <sup>(2)</sup>	XXXXXXXXX <sup>(3)</sup>	Digital I/O Port Register 3
A8	IEN0 <sup>(2)</sup>	00000000	Interrupt Enable Register
A0	P2 <sup>(2)</sup>	XXXXXXXXX <sup>(3)</sup>	Digital I/O Port Register 2
99	SOBUF	XXXXXXXX	Serial Data Buffer Register 0
98	S0CON <sup>(2)</sup>	00000000	Serial Port Control Register 0
90	P1 <sup>(2)</sup>	XXXXXXXXX <sup>(3)</sup>	Digital I/O Port Register 1
8D	TH1	00000000	Timer 1 High byte
8C	TH0	00000000	Timer 0 High byte
8B	TL1	00000000	Timer 1 Low byte
8A	TL0	00000000	Timer 0 Low byte
89	TMOD	00000000	Timer 0 and 1 Mode Control Register
88	TCON <sup>(2)</sup>	00000000	Timer 0 and 1 Control/External Interrupt Control Register
87	PCON	000XX0000	Power Control Register
83	DPH	00000000	Data Pointer High byte
82	DPL	00000000	Data Pointer Low byte
81	SP	00000111	Stack Pointer
80	P0 <sup>(2)</sup>	XXXXXXXXX <sup>(3)</sup>	Digital I/O Port Register 0

#### Notes

- 1. P8xCL580 specific SFRs.
- 2. Bit addressable register.
- 3. Port reset state determined by the customer.

### P80CL580; P83CL580

#### 21 INSTRUCTION SET

The P8xCL580 uses a powerful instruction set which permits the expansion of on-chip CPU peripherals and optimizes byte efficiency and execution speed. Assigned opcodes add new high-power operation and permit new addressing modes. The instruction set consists of 49 single-byte, 46 two-byte and 16 three-byte instructions. When using a 12 MHz oscillator, 64 instructions execute in 1  $\mu$ s and 45 instructions execute in 2  $\mu$ s. Multiply and divide instructions execute in 4  $\mu$ s.

For the description of the Data Addressing modes and Hexadecimal opcode cross-reference see Table 55.

Table 51 Instruction set description: Arithmetic operations	3
---	---

MNEMONIC		DESCRIPTION	BYTES	CYCLES	OPCODE (HEX)
Arithme	tic operation	S			
ADD	A,Rr	Add register to A	1	1	2*
ADD	A,direct	Add direct byte to A	2	1	25
ADD	A,@Ri	Add indirect RAM to A	1	1	26, 27
ADD	A,#data	Add immediate data to A	2	1	24
ADDC	A,Rr	Add register to A with carry flag	1	1	3*
ADDC	A,direct	Add direct byte to A with carry flag	2	1	35
ADDC	A,@Ri	Add indirect RAM to A with carry flag	1	1	36, 37
ADDC	A,#data	Add immediate data to A with carry flag	2	1	34
SUBB	A,Rr	Subtract register from A with borrow	1	1	9*
SUBB	A,direct	Subtract direct byte from A with borrow	2	1	95
SUBB	A,@Ri	Subtract indirect RAM from A with borrow	1	1	96, 97
SUBB	A,#data	Subtract immediate data from A with borrow	2	1	94
INC	А	Increment A	1	1	04
INC	Rr	Increment register	1	1	0*
INC	direct	Increment direct byte	2	1	05
INC	@Ri	Increment indirect RAM	1	1	06, 07
DEC	А	Decrement A	1	1	14
DEC	Rr	Decrement register	1	1	1*
DEC	direct	Decrement direct byte	2	1	15
DEC	@Ri	Decrement indirect RAM	1	1	16, 17
INC	DPTR	Increment data pointer	1	2	A3
MUL	AB	Multiply A and B	1	4	A4
DIV	AB	Divide A by B	1	4	84
DA	А	Decimal adjust A	1	1	D4

M	NEMONIC	DESCRIPTION	BYTES	CYCLES	OPCODE (HEX)
Logic o	perations	•			
ANL	A,Rr	AND register to A	1	1	5*
ANL	A,direct	AND direct byte to A	2	1	55
ANL	A,@Ri	AND indirect RAM to A	1	1	56, 57
ANL	A,#data	AND immediate data to A	2	1	54
ANL	direct,A	AND A to direct byte	2	1	52
ANL	direct,#data	AND immediate data to direct byte	3	2	53
ORL	A,Rr	OR register to A	1	1	4*
ORL	A,direct	OR direct byte to A	2	1	45
ORL	A,@Ri	OR indirect RAM to A	1	1	46, 47
ORL	A,#data	OR immediate data to A	2	1	44
ORL	direct,A	OR A to direct byte	2	1	42
ORL	direct,#data	OR immediate data to direct byte	3	2	43
XRL	A,Rr	Exclusive-OR register to A	1	1	6*
XRL	A,direct	Exclusive-OR direct byte to A	2	1	65
XRL	A,@Ri	Exclusive-OR indirect RAM to A	1	1	66, 67
XRL	A,#data	Exclusive-OR immediate data to A	2	1	64
XRL	direct,A	Exclusive-OR A to direct byte	2	1	62
XRL	direct,#data	Exclusive-OR immediate data to direct byte	3	2	63
CLR	А	Clear A	1	1	E4
CPL	А	Complement A	1	1	F4
RL	A	Rotate A left	1	1	23
RLC	А	Rotate A left through the carry flag	1	1	33
RR	А	Rotate A right	1	1	03
RRC	А	Rotate A right through the carry flag	1	1	13
SWAP	A	Swap nibbles within A	1	1	C4

## P80CL580; P83CL580

Table 53 Instruction set description: Data to	transfer
---	----------

MNEMONIC		DESCRIPTION	BYTES	CYCLES	OPCODE (HEX)
Data trai	nsfer				
MOV	A,Rr	Move register to A	1	1	E*
MOV	A,direct (note 1)	Move direct byte to A	2	1	E5
MOV	A,@Ri	Move indirect RAM to A	1	1	E6, E7
MOV	A,#data	Move immediate data to A	2	1	74
MOV	Rr,A	Move A to register	1	1	F*
MOV	Rr,direct	Move direct byte to register	2	2	A*
MOV	Rr,#data	Move immediate data to register	2	1	7*
MOV	direct,A	Move A to direct byte	2	1	F5
MOV	direct,Rr	Move register to direct byte	2	2	8*
MOV	direct, direct	Move direct byte to direct	3	2	85
MOV	direct,@Ri	Move indirect RAM to direct byte	2	2	86, 87
MOV	direct,#data	Move immediate data to direct byte	3	2	75
MOV	@Ri,A	Move A to indirect RAM	1	1	F6, F7
MOV	@Ri,direct	Move direct byte to indirect RAM	2	2	A6, A7
MOV	@Ri,#data	Move immediate data to indirect RAM 2		1	76, 77
MOV	DPTR,#data 16	16   Load data pointer with a 16-bit constant   3		2	90
MOVC	A,@A+DPTR	Move code byte relative to DPTR to A	1	2	93
MOVC	A,@A+PC	Move code byte relative to PC to A	1	2	83
MOVX	A,@Ri	Move external RAM (8-bit address) to A	1	2	E2, E3
MOVX	A,@DPTR	Move external RAM (16-bit address) to A	1	2	E0
MOVX	@Ri,A	Move A to external RAM (8-bit address)	1	2	F2, F3
MOVX	@DPTR,A	Move A to external RAM (16-bit address)	1	2	F0
PUSH	direct	Push direct byte onto stack	2	2	C0
POP	direct	Pop direct byte from stack	2	2	D0
XCH	A,Rr	Exchange register with A	1	1	C*
XCH	A,direct	Exchange direct byte with A	2	1	C5
XCH	A,@Ri	Exchange indirect RAM with A	1	1	C6, C7
XCHD	A,@Ri	Exchange LOW-order digit indirect RAM with A	1	1	D6, D7

#### Note

1. MOV A, ACC is not permitted.

## P80CL580; P83CL580

MN	EMONIC	DESCRIPTION	BYTES	CYCLES	OPCODE (HEX)	
Boolean	variable manip	ulation				
CLR	С	Clear carry flag	1	1	C3	
CLR	bit	Clear direct bit	2	1	C2	
SETB	С	Set carry flag	1	1	D3	
SETB	bit	Set direct bit	2	1	D2	
CPL	С	Complement carry flag	1	1	B3	
CPL	bit	Complement direct bit	2	1	B2	
ANL	C,bit	AND direct bit to carry flag	2	2	82	
ANL	C,/bit	AND complement of direct bit to carry flag	2	2	B0	
ORL	C,bit	OR direct bit to carry flag	2	2	72	
ORL	C,/bit	OR complement of direct bit to carry flag	2	2	A0	
MOV	C,bit	Move direct bit to carry flag	2	1	A2	
MOV	bit,C	Move carry flag to direct bit	2	2	92	
Program and machine control						
ACALL	addr11	Absolute subroutine call	2	2	•1	
LCALL	addr16	Long subroutine call	3	2	12	
RET		Return from subroutine	1	2	22	
RETI		Return from interrupt	1	2	32	
AJMP	addr11	Absolute jump	2	2	♦1	
LJMP	addr16	Long jump	3	2	02	
SJMP	rel	Short jump (relative address)	2	2	80	
JMP	@A+DPTR	Jump indirect relative to the DPTR	1	2	73	
JZ	rel	Jump if A is zero	2	2	60	
JNZ	rel	Jump if A is not zero	2	2	70	
JC	rel	Jump if carry flag is set	2	2	40	
JNC	rel	Jump if carry flag is not set	2	2	50	
JB	bit,rel	Jump if direct bit is set	3	2	20	
JNB	bit,rel	Jump if direct bit is not set	3	2	30	
JBC	bit,rel	Jump if direct bit is set and clear bit	3	2	10	
CJNE	A,direct,rel	Compare direct to A and jump if not equal	3	2	B5	
CJNE	A,#data,rel	Compare immediate to A and jump if not equal	3	2	B4	
CJNE	Rr,#data,rel	Compare immediate to register and jump if not equal	3	2	B*	
CJNE	@Ri,#data,rel	Compare immediate to indirect and jump if not equal	3	2	B6, B7	
DJNZ	Rr,rel	Decrement register and jump if not zero	2	2	D*	
DJNZ	direct,rel	Decrement direct and jump if not zero	3	2	D5	
NOP		No operation	1	1	00	

#### Table 54 Instruction set description: Boolean variable manipulation, Program and machine control

## P80CL580; P83CL580

Table 55 Description of the mnemonics in the Instruction set

MNEMONIC	DESCRIPTION			
Data address	sing modes			
Rr	Working register R0-R7.			
direct	128 internal RAM locations and any special function register (SFR).			
@Ri	Ri Indirect internal RAM location addressed by register R0 or R1 of the actual register bank.			
#data	data 8-bit constant included in instruction.			
#data 16	16-bit constant included as bytes 2 and 3 of instruction.			
bit	Direct addressed bit in internal RAM or SFR.			
addr16	16-bit destination address. Used by LCALL and LJMP. The branch will be anywhere within the 64 kbytes Program Memory address space.			
addr11	dr11 111-bit destination address. Used by ACALL and AJMP. The branch will be within the same 2 kbytes page of Program Memory as the first byte of the following instruction.			
rel	Signed (two's complement) 8-bit offset byte. Used by SJMP and all conditional jumps. Range is –128 to +127 bytes relative to first byte of the following instruction.			
Hexadecima	Hexadecimal opcode cross-reference			
*	8, 9, A, B, C, D, E, F.			
•	1, 3, 5, 7, 9, B, D, F.			
•	0, 2, 4, 6, 8, A, C, E.			

Ë	First hexadecimal character of opcode	aracter of (	opcode		$\leftarrow Secc$	ond hexadecim	$\leftarrow$ Second hexadecimal character of opcode	opcode	↑ T
$\rightarrow$	0	-	2	ю	4	5	9	7	8 9 A B C D E F
C	aCV	AJMP	LJMP	RR	INC	INC	INC @Ri		INC Rr
>		addr11	addr16	۷	A	direct	0	-	0 1 2 3 4 5 6 7
•	JBC	ACALL	LCALL	RRC	DEC	DEC	DEC @RI		DEC Rr
-	bit,rel	addr11	addr16	۷	A	direct	0	-	0 1 2 3 4 5 6 7
C	æ	AJMP	L L L	RL	ADD	ADD	ADD A, @Ri	2i	ADD A,Rr
N	bit,rel	addr11		۷	A,#data	A,direct	0	~	0 1 2 3 4 5 6 7
r	JNB	ACALL	DET	RLC	ADDC	ADDC	ADDC A, @Ri	Ri	ADDC A,Rr
כ	bit,rel	addr11		A	A,#data	A,direct	0	-	0 1 2 3 4 5 6 7
~	Ŋ	AJMP	ORL	ORL	ORL	ORL	ORL A, @Ri	Zi.	ORL A, Rr
1	rel	addr11	direct,A	direct,#data	A,#data	A,direct	0	<del>.                                    </del>	0 1 2 3 4 5 6 7
u	JNC	ACALL	ANL	ANL	ANL	ANL	ANL A, @Ri		ANL A,Rr
ົ	rel	addr11	direct,A	direct,#data	A,#data	A,direct	0	<del>.                                    </del>	0 1 2 3 4 5 6 7
u	Zſ	AJMP	XRL	XRL	XRL	XRL	XRL A, @Ri	2	XRL A, Rr
0	rel	addr11	direct,A	direct,#data	A,#data	A,direct	0	-	0 1 2 3 4 5 6 7
٢	ZNL	ACALL	ORL	JMP	MOV	MOV	MOV @Ri,#data	lata	MOV Rr,#data
-	rel	addr11	C,bit	@A+DPTR	A,#data	direct,#data	0	~	0 1 2 3 4 5 6 7
٥	SJMP	AJMP	ANL	MOVC	DIV	MOV	MOV direct, @Ri	@Ri	MOV direct, Rr
0	rel	addr11	C,bit	A,@A+PC	AB	direct, direct	0	-	0 1 2 3 4 5 6 7
C	MOV	ACALL	MOV	MOVC	SUBB	SUBB	SUBB A, @Ri	Ri	SUB A, Rr
מ	DTPR,#data16	addr11	bit,C	A,@A+DPTR	A,#data	A,direct	0	-	0 1 2 3 4 5 6 7
V	ORL	AJMP	NOM	INC	MUL		MOV @Ri,direct	rect	MOV Rr, direct
ເ	C,/bit	addr11	bit,C	DPTR	AB		0	1	0 1 2 3 4 5 6 7
α	ANL	ACALL	CPL	CPL	CJNE	CJNE	CJNE @Ri,#data,rel	ata,rel	CJNE Rr,#data,rel
ב	C,/bit	addr11	bit	J	A,#data,rel	A,direct,rel	0	-	0 1 2 3 4 5 6 7
C	PUSH	AJMP	CLR	CLR	SWAP	ХСН	XCH A, @Ri	2i	XCH A,Rr
้	direct	addr11	bit	U	A	A,direct	0	-	0 1 2 3 4 5 6 7
	РОР	ACALL	SETB	SETB	DA	ZNLD	XCHD A, @Ri	Ж	DJNZ Rr,rel
נ	direct	addr11	bit	C	А	direct,rel	0	1	0 1 2 3 4 5 6 7
Ц	MOVX	AJMP	MO	MOVX A, @Ri	CLR	MOV	MOV A, @Ri	Ri	MOV A,Rr
L	A,@DTPR	addr11	0	-	A	A,direct <sup>(1)</sup>	0	-	0 1 2 3 4 5 6 7
Ц	MOVX	ACALL	MO	MOVX @Ri,A	CPL	MOV	MOV @Ri,A	A	MOV Rr,A
-	@DTPR,A	addr11	0	-	А	direct,A	0	1	0 1 2 3 4 5 6 7
Noto	ŝ								

### Table 56 Instruction map

Note 1. MOV A, ACC is not a valid instruction.

### P80CL580; P83CL580

#### 22 LIMITING VALUES

In accordance with the Absolute Maximum Rating System (IEC 134).

SYMBOL	PARAMETER	MIN.	MAX.	UNIT
V <sub>DD</sub>	supply voltage	-0.5	+6.5	V
VI	input voltage on any pin with respect to ground (V <sub>SS</sub> )	-0.5	V <sub>DD</sub> + 0.5	V
I <sub>I</sub> , I <sub>O</sub>	DC current on any input or output	-	5.0	mA
P <sub>tot</sub>	total power dissipation		300	mW
T <sub>stg</sub>	storage temperature		+150	°C
T <sub>amb</sub>	operating ambient temperature	-40	+85	°C
Т <sub>ј</sub>	operating junction temperature	-	+125	°C

#### 23 DC CHARACTERISTICS

 $V_{DD}$  = 1.8 to 6 V;  $V_{SS}$  = 0 V;  $T_{amb}$  = -25 to +55 °C; see notes 1 and 2; all voltages are with respect to  $V_{SS}$  unless otherwise specified.

SYMBOL	PARAMETER	CONDITIONS	MIN.	TYP.	MAX.	UNIT
Supply	1		!		•	-
V <sub>DD</sub>	supply voltage					
	operating		2.5	-	6.0	V
	RAM retention voltage in Power-down mode		1.0	-	6.0	V
I <sub>DD</sub>	supply current operating	$V_{DD}$ = 5 V; $f_{CLK}$ = 12 MHz; note 3	-	-	27.0	mA
		V <sub>DD</sub> = 3 V; f <sub>CLK</sub> = 3.58 MHz; note 3	-	-	5.0	μA
I <sub>DD(ID)</sub>	supply current Idle mode	$V_{DD} = 5 \text{ V}; f_{CLK} = 12 \text{ MHz}; \text{ note } 4$	-	-	10.0	mA
		$V_{DD} = 3 \text{ V}; \text{ f}_{CLK} = 3.58 \text{ MHz}; \text{ note } 4$	-	-	3.0	mA
I <sub>DD(PD)</sub>	Power-down current	V <sub>DD</sub> = 1.8 V; T <sub>amb</sub> = 25°C; note 5	-	_	10	μA
Inputs (no	ote 6)					
V <sub>IL</sub>	LOW level input voltage		V <sub>SS</sub>	-	0.3V <sub>DD</sub>	V
V <sub>IH</sub>	HIGH level input voltage		$0.7V_{DD}$	_	V <sub>DD</sub>	V
ILI	input leakage current (Port 0; EA)	$V_{SS} < V_I < V_{DD}$	-	-	±10	μA
Outputs						•
I <sub>OL</sub>	LOW level output current	V <sub>DD</sub> = 5 V; V <sub>OL</sub> = 0.4 V	1.6	-	_	mA
	(except SDA; SCL)	V <sub>DD</sub> = 2.5 V; V <sub>OL</sub> = 0.4 V	0.7	-	_	mA
	LOW level output current SDA; SCL	V <sub>DD</sub> = 5 V; V <sub>OL</sub> = 0.4 V	3.0	-	_	mA
	LOW level output current PWM0	V <sub>DD</sub> = 5 V; V <sub>OL</sub> = 0.4 V	3.0	-	_	mA
		V <sub>DD</sub> = 2.5 V; V <sub>OL</sub> = 0.4 V	1.6	-	_	mA
I <sub>OH</sub>	HIGH level output current PWM0	$V_{DD} = 5 \text{ V}; V_{OH} = V_{DD} - 0.4 \text{ V}$	-3.2	-	_	mA
		$V_{DD} = 2.5 \text{ V}; V_{OH} = V_{DD} - 0.4 \text{ V}$	-1.6	-	-	mA
I <sub>OH</sub>	HIGH level output current	$V_{DD} = 5 \text{ V}; V_{OH} = V_{DD} - 0.4 \text{ V}$	-1.6	-	_	mA
	(push-pull options only)	V <sub>DD</sub> = 2.5 V; V <sub>OH</sub> = V <sub>DD</sub> - 0.4 V	-0.7	_	_	mA

### P80CL580; P83CL580

SYMBOL	PARAMETER	CONDITIONS	MIN.	TYP.	MAX.	UNIT	
IIL	input current logic 0	V <sub>DD</sub> = 5 V; V <sub>IN</sub> = 0.4 V	-	-	-100	μA	
		$V_{DD} = 2.5 \text{ V}; V_{IN} = 0.4 \text{ V}$	-	_	-50	μA	
I <sub>ITL</sub>	input current logic 0; HIGH-to-LOW	$V_{DD} = 5 \text{ V}; V_{IN} = 0.5 V_{DD}$	-	_	-1.0	mA	
	transition	$V_{DD} = 2.5 \text{ V}; V_{IN} = 0.5 V_{DD}$	-	_	-500	μA	
R <sub>RST</sub>	RST pull-down resistor		10	_	200	kΩ	
Analog in	Analog inputs (note 7)						
V <sub>IN(A)</sub>	analog input voltage		V <sub>SSA</sub>	_	V <sub>DD</sub>	mA	
V <sub>ref(p)(A)</sub>	reference voltage		2.7	_	V <sub>DD</sub>	mA	
R <sub>ref</sub>	resistance between $V_{ref(p)(A)}$ and $V_{SSA}$		25	-	100	kΩ	
C <sub>AIN</sub>	analog on-chip input capacitance		-	3	-	pF	
A <sub>e</sub>	absolute error (note 8)		-	_	±1	LSB	
OS <sub>e</sub>	zero-offset error (note 9)		-	_	±1	LSB	
DL <sub>e</sub>	differential non-linearity (note 10)		-	_	±1	LSB	
M <sub>ctc</sub>	channel-to-channel matching (note 11)		-	-	±1/2	LSB	

#### Notes to the DC characteristics

- Capacitive loading on Ports 0 and 2 may cause spurious noise pulses to be superimposed on the LOW level output
  voltage of ALE, Port 1 and Port 3 pins when these make a HIGH-to-LOW transition during bus operations. The noise
  is due to external bus capacitance discharging into the Port 0 and Port 2 pins when these pins make HIGH-to-LOW
  transitions during bus operations. In the most adverse conditions (capacitive loading > 100 pF), the noise pulse on
  the ALE line may exceed 0.8 V. In such events it may be required to qualify ALE with a Schmitt trigger, or use an
  address latch with a Schmitt trigger strobe input.
- 2. Capacitive loading on Ports 0 and 2 may cause the HIGH level output voltage on ALE and PSEN to momentarily fall below the 0.9V<sub>DD</sub> specification when the address bits are stabilizing.
- 3. The operating supply current is measured with all output pins disconnected; XTAL1 driven with  $t_r = t_f = 10$  ns;  $V_{IL} = V_{SS}$ ;  $V_{IH} = V_{DD}$ ; XTAL2 not connected;  $\overline{EA} = RST = Port 0 = V_{DD}$ .
- The Idle mode supply current is measured with all output pins disconnected; XTAL1 driven with t<sub>r</sub> = t<sub>f</sub> = 10 ns; V<sub>IL</sub> = V<sub>SS</sub>; V<sub>IH</sub> = V<sub>DD</sub>; XTAL2 not connected; EA = Port 0 = V<sub>DD</sub>.
- The power-down current is measured with all output pins disconnected; XTAL1 not connected; EA = Port 0 = V<sub>DD</sub>; RST = V<sub>SS</sub>.
- 6. The input threshold voltage of P1.6/SCL and P1.7/SDA meet the I<sup>2</sup>C-bus specification. Therefore, an input voltage below 0.3V<sub>DD</sub> will be recognized as a logic 0 and an input voltage above 0.7V<sub>DD</sub> will be recognized as a logic 1.
- 7.  $V_{DD} = 2.7$  to 6 V;  $V_{SS} = 0$  V;  $V_{SSA} = 0$  V;  $V_{ref(p)(A)} = V_{DD}$ ;  $T_{amb} = -40$  to +85 °C, unless otherwise specified.  $f_{xtal(min)} = 250$  kHz.
- 8. Absolute error: the maximum difference between actual and ideal code transitions. Absolute error accounts for all deviations of an actual converter from an ideal converter.
- 9. Zero-offset error: the difference between the actual and ideal input voltage corresponding to the first actual code transition.
- 10. Differential non-linearity: the difference between the actual and ideal code widths.
- 11. Channel-to-channel matching: the difference between corresponding code transitions of actual characteristics taken from different channels under the same temperature, voltage and frequency conditions. Not tested, but verified on sampling basis.

P80CL580; P83CL580

## Low voltage 8-bit microcontrollers



## P80CL580; P83CL580

#### 24 AC CHARACTERISTICS

 $V_{DD}$  = 5 V;  $V_{SS}$  = 0 V;  $T_{amb}$  = -40 to +85 °C;  $C_L$  = 50 pF for Port 0, ALE and  $\overline{PSEN}$ ;  $C_L$  = 40 pF for all other outputs unless specified;  $t_{CLK}$  = 1/  $f_{CLK}$ .

		f <sub>osc</sub> = 12 MHz		f <sub>osc</sub> = VA			
SYMBOL	PARAMETER	MIN.	MAX.	MIN.	MAX.		
Program Me	emory (Fig.36)						
t <sub>LHLL</sub>	ALE pulse width	127	-	2t <sub>CLK</sub> - 40	-	ns	
t <sub>AVLL</sub>	address valid to ALE LOW	43	-	t <sub>CLK</sub> – 40	-	ns	
t <sub>LLAX</sub>	address hold after ALE LOW	48	-	t <sub>CLK</sub> – 35	-	ns	
t <sub>LLIV</sub>	ALE LOW to valid instruction in	_	233	-	4t <sub>CLK</sub> – 100	ns	
t <sub>LLPL</sub>	ALE LOW to PSEN LOW	58	-	t <sub>CLK</sub> – 25	-	ns	
t <sub>PLPH</sub>	PSEN pulse width	215	-	3t <sub>CLK</sub> – 35	-	ns	
t <sub>PLIV</sub>	PSEN LOW to valid instruction in	_	125	-	3t <sub>CLK</sub> – 125	ns	
t <sub>PXIX</sub>	input instruction hold after PSEN	0	_	0	_	ns	
t <sub>PXIZ</sub>	input instruction float after PSEN	_	63	-	t <sub>CLK</sub> – 20	ns	
t <sub>PXAV</sub>	PSEN to address valid	75	-	t <sub>CLK</sub> – 8	-	ns	
t <sub>AVIV</sub>	address to valid instruction in	_	302	_	5t <sub>CLK</sub> – 115	ns	
t <sub>PLAZ</sub>	PSEN LOW to address float	12	_	0	_	ns	
External Da	ta Memory (Figs 37 and 38)				•		
t <sub>RLRH</sub>	RD pulse width	400	-	6t <sub>CLK</sub> - 100	_	ns	
t <sub>WLWH</sub>	WR pulse width	400	-	6t <sub>CLK</sub> – 100	-	ns	
t <sub>LLAX</sub>	address hold after ALE LOW	48	-	t <sub>CLK</sub> – 35	_	ns	
t <sub>RLDV</sub>	RD LOW to valid data in	_	150	_	5t <sub>CLK</sub> – 165	ns	
t <sub>RHDZ</sub>	data float after RD	_	97	_	2t <sub>CLK</sub> – 70	ns	
t <sub>LLDV</sub>	ALE LOW to valid data in	_	517		8t <sub>CLK</sub> – 150	ns	
t <sub>AVDV</sub>	address to valid data in	_	585	-	9t <sub>CLK</sub> – 165	ns	
t <sub>LLWL</sub>	ALE LOW to RD or WR LOW	200	300	3t <sub>CLK</sub> – 50	3t <sub>CLK</sub> + 50	ns	
t <sub>AVWL</sub>	address valid to RD or WR LOW	203	_	4	_	ns	
t <sub>WHLH</sub>	RD or WR HIGH to ALE HIGH	43	123	t <sub>CLK</sub> – 40	t <sub>CLK</sub> + 40	ns	
t <sub>QVWX</sub>	data valid to WR transition	23	-	t <sub>CLK</sub> - 60	-	ns	
t <sub>QVWH</sub>	data valid time WR HIGH	433	-	7t <sub>CLK</sub> – 150	_	ns	
t <sub>WHQX</sub>	data hold after WR	33	-	t <sub>CLK</sub> – 50	-	ns	
t <sub>RLAZ</sub>	RD LOW to address float	-	12	-	12	ns	









 $-\mathbf{I}_{\mathsf{L}}$ 

100 μA

Ι<sub>ΙL</sub>

## P80CL580; P83CL580



V<sub>DD</sub>/2

Fig.41 Input current.

 $V_{DD}$ 



### P80CL580; P83CL580

#### 25 PACKAGE OUTLINES





SOT190-1



### P80CL580; P83CL580

#### 26 SOLDERING

#### 26.1 Introduction

There is no soldering method that is ideal for all IC packages. Wave soldering is often preferred when through-hole and surface mounted components are mixed on one printed-circuit board. However, wave soldering is not always suitable for surface mounted ICs, or for printed-circuits with high population densities. In these situations reflow soldering is often used.

This text gives a very brief insight to a complex technology. A more in-depth account of soldering ICs can be found in our *"IC Package Databook"* (order code 9398 652 90011).

#### 26.2 Reflow soldering

Reflow soldering techniques are suitable for all QFP and VSO packages.

The choice of heating method may be influenced by larger plastic QFP packages (44 leads, or more). If infrared or vapour phase heating is used and the large packages are not absolutely dry (less than 0.1% moisture content by weight), vaporization of the small amount of moisture in them can cause cracking of the plastic body. For more information, refer to the Drypack chapter in our "Quality Reference Manual" (order code 9398 510 63011).

Reflow soldering requires solder paste (a suspension of fine solder particles, flux and binding agent) to be applied to the printed-circuit board by screen printing, stencilling or pressure-syringe dispensing before package placement.

Several techniques exist for reflowing; for example, thermal conduction by heated belt. Dwell times vary between 50 and 300 seconds depending on heating method. Typical reflow temperatures range from 215 to 250 °C.

Preheating is necessary to dry the paste and evaporate the binding agent. Preheating duration: 45 minutes at  $45 \,^{\circ}$ C.

#### 26.3 Wave soldering

#### 26.3.1 QFP

Wave soldering is **not** recommended for QFP packages. This is because of the likelihood of solder bridging due to closely-spaced leads and the possibility of incomplete solder penetration in multi-lead devices.

# If wave soldering cannot be avoided, the following conditions must be observed:

- A double-wave (a turbulent wave with high upward pressure followed by a smooth laminar wave) soldering technique should be used.
- The footprint must be at an angle of 45° to the board direction and must incorporate solder thieves downstream and at the side corners.

Even with these conditions, do not consider wave soldering the following packages: QFP52 (SOT379-1), QFP100 (SOT317-1), QFP100 (SOT317-2), QFP100 (SOT382-1) or QFP160 (SOT322-1).

#### 26.3.2 VSO

Wave soldering techniques can be used for all VSO packages if the following conditions are observed:

- A double-wave (a turbulent wave with high upward pressure followed by a smooth laminar wave) soldering technique should be used.
- The longitudinal axis of the package footprint must be parallel to the solder flow.
- The package footprint must incorporate solder thieves at the downstream end.

#### 26.3.3 METHOD (QFP AND VSO)

During placement and before soldering, the package must be fixed with a droplet of adhesive. The adhesive can be applied by screen printing, pin transfer or syringe dispensing. The package can be soldered after the adhesive is cured.

Maximum permissible solder temperature is 260 °C, and maximum duration of package immersion in solder is 10 seconds, if cooled to less than 150 °C within 6 seconds. Typical dwell time is 4 seconds at 250 °C.

A mildly-activated flux will eliminate the need for removal of corrosive residues in most applications.

#### 26.4 Repairing soldered joints

Fix the component by first soldering two diagonallyopposite end leads. Use only a low voltage soldering iron (less than 24 V) applied to the flat part of the lead. Contact time must be limited to 10 seconds at up to 300 °C. When using a dedicated tool, all other leads can be soldered in one operation within 2 to 5 seconds between 270 and 320 °C.

### P80CL580; P83CL580

#### 27 DEFINITIONS

Data sheet status				
Objective specification	This data sheet contains target or goal specifications for product development.			
Preliminary specification	This data sheet contains preliminary data; supplementary data may be published later.			
Product specification This data sheet contains final product specifications.				
Limiting values				
more of the limiting values n of the device at these or at a	accordance with the Absolute Maximum Rating System (IEC 134). Stress above one or hay cause permanent damage to the device. These are stress ratings only and operation any other conditions above those given in the Characteristics sections of the specification imiting values for extended periods may affect device reliability.			
Application information				

Where application information is given, it is advisory and does not form part of the specification.

#### 28 LIFE SUPPORT APPLICATIONS

These products are not designed for use in life support appliances, devices, or systems where malfunction of these products can reasonably be expected to result in personal injury. Philips customers using or selling these products for use in such applications do so at their own risk and agree to fully indemnify Philips for any damages resulting from such improper use or sale.

#### 29 PURCHASE OF PHILIPS I<sup>2</sup>C COMPONENTS



Purchase of Philips I<sup>2</sup>C components conveys a license under the Philips' I<sup>2</sup>C patent to use the components in the I<sup>2</sup>C system provided the system conforms to the I<sup>2</sup>C specification defined by Philips. This specification can be ordered using the code 9398 393 40011.

## P80CL580; P83CL580

NOTES

## P80CL580; P83CL580

NOTES

## Philips Semiconductors – a worldwide company

Argentina: see South America Australia: 34 Waterloo Road, NORTH RYDE, NSW 2113, Tel. +61 2 9805 4455, Fax. +61 2 9805 4466 Austria: Computerstr. 6, A-1101 WIEN, P.O. Box 213, Tel. +43 1 60 101, Fax. +43 1 60 101 1210 Belarus: Hotel Minsk Business Center, Bld. 3, r. 1211, Volodarski Str. 6, 220050 MINSK, Tel. +375 172 200 733, Fax. +375 172 200 773 Belgium: see The Netherlands Brazil: see South America Bulgaria: Philips Bulgaria Ltd., Energoproject, 15th floor, 51 James Bourchier Blvd., 1407 SOFIA, Tel. +359 2 689 211, Fax. +359 2 689 102 Canada: PHILIPS SEMICONDUCTORS/COMPONENTS, Tel. +1 800 234 7381 China/Hong Kong: 501 Hong Kong Industrial Technology Centre, 72 Tat Chee Avenue, Kowloon Tong, HONG KONG, Tel. +852 2319 7888, Fax. +852 2319 7700 Colombia: see South America Czech Republic: see Austria Denmark: Prags Boulevard 80, PB 1919, DK-2300 COPENHAGEN S, Tel. +45 32 88 2636, Fax. +45 31 57 1949 Finland: Sinikalliontie 3, FIN-02630 ESPOO, Tel. +358 615 800, Fax. +358 615 80920 France: 4 Rue du Port-aux-Vins, BP317, 92156 SURESNES Cedex, Tel. +33 1 40 99 6161, Fax. +33 1 40 99 6427 Germany: Hammerbrookstraße 69, D-20097 HAMBURG, Tel. +49 40 23 53 60, Fax. +49 40 23 536 300 Greece: No. 15, 25th March Street, GR 17778 TAVROS, Tel. +30 1 4894 339/911, Fax. +30 1 4814 240 Hungary: see Austria India: Philips INDIA Ltd, Shivsagar Estate, A Block, Dr. Annie Besant Rd. Worli, MUMBAI 400 018, Tel. +91 22 4938 541, Fax. +91 22 4938 722 Indonesia: see Singapore Ireland: Newstead, Clonskeagh, DUBLIN 14, Tel. +353 1 7640 000, Fax. +353 1 7640 200 Israel: RAPAC Electronics, 7 Kehilat Saloniki St, TEL AVIV 61180, Tel. +972 3 645 0444, Fax. +972 3 649 1007 Italy: PHILIPS SEMICONDUCTORS, Piazza IV Novembre 3, 20124 MILANO, Tel. +39 2 6752 2531, Fax. +39 2 6752 2557 Japan: Philips Bldg 13-37, Kohnan 2-chome, Minato-ku, TOKYO 108, Tel. +81 3 3740 5130, Fax. +81 3 3740 5077 Korea: Philips House, 260-199 Itaewon-dong, Yongsan-ku, SEOUL, Tel. +82 2 709 1412, Fax. +82 2 709 1415 Malaysia: No. 76 Jalan Universiti, 46200 PETALING JAYA, SELANGOR, Tel. +60 3 750 5214, Fax. +60 3 757 4880 Mexico: 5900 Gateway East, Suite 200, EL PASO, TEXAS 79905, Tel. +9-5 800 234 7381 Middle East: see Italy

Netherlands: Postbus 90050, 5600 PB EINDHOVEN, Bldg. VB, Tel. +31 40 27 82785, Fax. +31 40 27 88399 New Zealand: 2 Wagener Place, C.P.O. Box 1041, AUCKLAND, Tel. +64 9 849 4160, Fax. +64 9 849 7811 Norway: Box 1, Manglerud 0612, OSLO, Tel. +47 22 74 8000. Fax. +47 22 74 8341 Philippines: Philips Semiconductors Philippines Inc., 106 Valero St. Salcedo Village, P.O. Box 2108 MCC, MAKATI, Metro MANILA, Tel. +63 2 816 6380, Fax. +63 2 817 3474 Poland: UI. Lukiska 10, PL 04-123 WARSZAWA, Tel. +48 22 612 2831, Fax. +48 22 612 2327 Portugal: see Spain Romania: see Italy Russia: Philips Russia, UI. Usatcheva 35A, 119048 MOSCOW, Tel. +7 095 926 5361, Fax. +7 095 564 8323 Singapore: Lorong 1, Toa Payoh, SINGAPORE 1231, Tel. +65 350 2538, Fax. +65 251 6500 Slovakia: see Austria Slovenia: see Italv South Africa: S.A. PHILIPS Pty Ltd., 195-215 Main Road Martindale, 2092 JOHANNESBURG, P.O. Box 7430 Johannesburg 2000, Tel. +27 11 470 5911, Fax. +27 11 470 5494 South America: Rua do Rocio 220, 5th floor, Suite 51, 04552-903 São Paulo, SÃO PAULO - SP, Brazil, Tel. +55 11 821 2333, Fax. +55 11 829 1849 Spain: Balmes 22, 08007 BARCELONA, Tel. +34 3 301 6312, Fax. +34 3 301 4107 Sweden: Kottbygatan 7, Akalla, S-16485 STOCKHOLM, Tel. +46 8 632 2000, Fax. +46 8 632 2745 Switzerland: Allmendstrasse 140, CH-8027 ZÜRICH, Tel. +41 1 488 2686, Fax. +41 1 481 7730 Taiwan: PHILIPS TAIWAN Ltd., 23-30F, 66 Chung Hsiao West Road, Sec. 1, P.O. Box 22978, TAIPEI 100, Tel. +886 2 382 4443, Fax. +886 2 382 4444 Thailand: PHILIPS ELECTRONICS (THAILAND) Ltd., 209/2 Sanpavuth-Bangna Road Prakanong, BANGKOK 10260, Tel. +66 2 745 4090, Fax. +66 2 398 0793 Turkey: Talatpasa Cad. No. 5, 80640 GÜLTEPE/ISTANBUL, Tel. +90 212 279 2770, Fax. +90 212 282 6707 Ukraine: PHILIPS UKRAINE, 4 Patrice Lumumba str., Building B, Floor 7, 252042 KIEV, Tel. +380 44 264 2776, Fax. +380 44 268 0461 United Kingdom: Philips Semiconductors Ltd., 276 Bath Road, Hayes, MIDDLESEX UB3 5BX, Tel. +44 181 730 5000, Fax. +44 181 754 8421 United States: 811 East Arques Avenue, SUNNYVALE, CA 94088-3409, Tel. +1 800 234 7381 Uruguay: see South America Vietnam: see Singapore

Yugoslavia: PHILIPS, Trg N. Pasica 5/v, 11000 BEOGRAD, Tel. +381 11 825 344, Fax.+381 11 635 777

For all other countries apply to: Philips Semiconductors, Marketing & Sales Communications, Building BE-p, P.O. Box 218, 5600 MD EINDHOVEN, The Netherlands, Fax. +31 40 27 24825

Internet: http://www.semiconductors.philips.com

© Philips Electronics N.V. 1996

SCA51

All rights are reserved. Reproduction in whole or in part is prohibited without the prior written consent of the copyright owner.

The information presented in this document does not form part of any quotation or contract, is believed to be accurate and reliable and may be changed without notice. No liability will be accepted by the publisher for any consequence of its use. Publication thereof does not convey nor imply any license under patent- or other industrial or intellectual property rights.

Printed in The Netherlands

457041/1200/02/pp80

Date of release: 1996 Jul 30

Document order number: 9397 750 00992

Let's make things better.



