

8-Bit μp-compatible D/A converter

NE/SE5018/5019

DESCRIPTION

The NE/SE5018/19 is a complete 8-bit digital-to-analog converter subsystem on one monolithic chip. The data inputs have input latches which are controlled by a latch enable pin. The data and latch enable inputs are ultra-low loading for easy interfacing with all logic systems. The latches appear transparent when the \overline{LE} input is in the low state. When \overline{LE} goes high, the input data present at the moment of transition is latched and retained until \overline{LE} again goes low. This feature allows easy compatibility with most microprocessors.

The chip also comprises a stable voltage reference (5V nominal) and high slew rate buffer amplifier. The voltage reference may be externally trimmed with a potentiometer for easy adjustment of full-scale while maintaining a low temperature coefficient.

The output of the buffer amplifier may be offset so as to provide bipolar as well as unipolar operation.

FEATURES

- 8-bit resolution
- Input latches
- Low-loading data inputs
- On-chip voltage reference
- Output buffer amplifier
- Accurate to \pm LSB (0.19%)
- Monotonic to 8 bits
- Amplifier and reference both short-circuit protected
- Compatible with 8085, 6800 and many other μPs

APPLICATIONS

- Precision 8-bit D/A converters
- A/D converters
- Programmable power supplies
- Test equipment
- Measuring instruments
- Analog-digital multiplication

ORDERING INFORMATION

DESCRIPTION	TEMPERATURE RANGE	ORDER CODE	DWG #
22-Pin Ceramic Dual In-Line Package (CERDIP)	0 to +70°C	NE5018/5019F	0585B
22-Pin Ceramic Dual In-Line Package (CERDIP)	-55°C to +125°C	SE5018/5019F	0585B
22-Pin Plastic Dual In-Line Package (DIP)	0 to +70°C	NE5018/5019N	0409B
22-Pin Plastic Dual In-Line Package (DIP)	-55°C to +125°C	SE5018/5019N	0409B
24-Pin Small Outline Large (SOL) Package	0 to +70°C	NE5018/5019D	0173D

PIN CONFIGURATIONS

F, N Packages	
DIGITAL GND	1
DB0(LSB)	2
DB1	3
DB2	4
DB3	5
DB4	6
DB5	7
DB6	8
DB7(MSB)	9
LE	10
NC	11
	12
	13
	14
	15
	16
	17
	18
	19
	20
	21
	22
	23
	24


D Package ¹	
DIGITAL GND	1
DB0(LSB)	2
DB1	3
DB2	4
DB3	5
DB4	6
DB5	7
DB6	8
DB7(MSB)	9
NC	10
LE	11
VREFADJ	12
	13
	14
	15
	16
	17
	18
	19
	20
	21
	22
	23
	24

NOTE:
1. SOL and non-standard pinout

8-Bit μp-compatible D/A converter

NE/SE5018/5019

BLOCK DIAGRAM



ABSOLUTE MAXIMUM RATINGS

SYMBOL	PARAMETER	RATING	UNIT
V _{CC+}	Positive supply voltage	18	V
V _{CC-}	Negative supply voltage	-18	V
V _{IN}	Logic input voltage	0 to 18	V
V _{REF IN}	Voltage at V _{REF} input	12	V
V _{REF ADJ}	Voltage at V _{REF} adjust	0 to V _{REF}	V
V _{SUM}	Voltage at sum node	12	V
I _{REF SC}	Short-circuit current to ground at V _{REF OUT}	Continuous	
I _{OUTSC}	Short-circuit current to ground or either supply at V _{OUT}	Continuous	
P _D	Maximum power dissipation, T _A =25°C (still-air) ¹		
	F package	1740	mW
	N package	2190	mW
	D package	1600	mW
T _A	Operating temperature range		
	SE5018	-55 to +125	°C
	NE5018	0 to +70	°C
T _{STG}	Storage temperature range	-65 to +150	°C
T _{SOLD}	Lead soldering temperature (10 seconds)	300	°C

NOTES:

- Derate above 25°C at the following rates:

F package at 13.9mW/°C

N package at 17.5mW/°C

D package at 12.8mW/°C

8-Bit μp-compatible D/A converter

NE/SE5018/5019

DC ELECTRICAL CHARACTERISTICS

 $V_{CC+}=+15V$, $V_{CC-}=-15V$, SE5018. $-55^{\circ}C \leq T_A \leq 125^{\circ}C$, NE5018. $0^{\circ}C \leq T_A \leq 70^{\circ}C$, unless otherwise specified.¹ Typical values are specified at $25^{\circ}C$.

SYMBOL	PARAMETER	TEST CONDITIONS	NE/SE5018			NE/SE5019			UNIT
			Min	Typ	Max	Min	Typ	Max	
	Resolution Monotonicity Relative accuracy		8 8	8 8	8 ± 0.19	8 8	8 8	8 ± 0.1	Bits Bits %FS
V_{CC+} V_{CC-}	Positive supply voltage Negative supply voltage		11.4 -11.4	15 -15		11.4 -11.4	15 -15		V V
$V_{IN(1)}$ $V_{IN(0)}$	Logic "1" input voltage Logic "0" input voltage	Pin 1=0V Pin 1=0V	2.0		0.8	2.0		0.8	V V
$I_{IN(1)}$ $I_{IN(0)}$	Logic "1" input current Logic "0" input current	Pin 1=0V, $2V < V_{IN} < 18V$ Pin 1=0V, $-5V < V_{IN} < 0.8V$		0.1 -2.0	10 -10		0.1 -2.0	10 -10	μA μA
V_{FS}	Full-scale output	Unipolar mode, $V_{REF}=5.000V$, all bits high, $T_A=25^{\circ}C$	9.50		10.5	9.50		10.5	V
$+V_{FS}$	Full-scale output	Bipolar mode, $V_{REF}=5.000V$ all bits high, $T_A=25^{\circ}C$	4.75		5.25	4.75		5.25	V
$-V_{FS}$	Negative full scale	Bipolar mode, $V_{REF}=5.000V$, all bits low, $T_A=25^{\circ}C$	-5.25		-4.75	-5.25		-4.75	V
V_{ZS}	Zero-scale Output	Unipolar mode, $V_{REF}=5.000V$ all bits low, $T_A=25^{\circ}C$	-30		+30	-30		+30	mV
I_{OS}	Output short circuit current	$T_A=25^{\circ}C$ $V_{OUT}=0V$		15	40		15	40	mA
PSR+(OUT) PSR-(OUT)	Output power supply rejection (+) Output power supply rejection (-)	$V=-15V$, $13.5V \leq V+ \leq 16.5V$, external $V_{REF IN}=5.000V$ $V+=-15V$, $-13.5V \leq V- \leq -16.5V$, external $V_{REF IN}=5.000V$		0.001 0.001	0.01 0.01		0.001 0.001	0.01 0.01	%FS %VS %FS %VS
TC _{FS} TC _{ZS}	Full-scale temperature coefficient Zero-scale temperature coefficient	$V_{REF IN}=5.000V$		20 5			20 5		ppm/ $^{\circ}C$ ppm/ $^{\circ}C$
I_{REF}	Reference output current				3			3	mA
I_{REFSC}	Reference short circuit current	$T_A=25^{\circ}C$ $V_{REF OUT}=0V$		15	30		15	30	mA
PSR+(REF) PSR-(REF)	Reference power supply rejection (+) Reference power supply rejection (-)	$V=-15V$, $13.5V \leq V+ \leq 16.5V$, $I_{REF}=1.0mA$ $V+=-15V$, $-13.5V \leq V- \leq -16.5V$,		0.003 0.003	0.01 0.01		0.003 0.003	0.01 0.01	%VR/%VS %VR/%VS
V_{REF} TC _{REF}	Reference voltage Reference voltage temperature coefficient	$I_{REF}=1.0mA$ $T_A=25^{\circ}C$ $I_{REF}=1.0mA$	4.9 60	5.0 5.25	5.25	4.9 60	5.0 60	5.25	V ppm/ $^{\circ}C$
Z_{IN}	DAC $V_{REF IN}$ input impedance	$I_{REF}=1.0mA$, $T_A=25^{\circ}C$	4.15	5.0	5.85	4.15	5.0	5.85	k Ω
I_{CC+} I_{CC-}	Positive supply current Negative supply current	$V_{CC+}=15V$ $V_{CC-}=-15V$		7 -10	14 -15		7 -10	14 -15	mA mA
P_D	Power dissipation	$I_{REF}=1.0mA$, $V_{CC}=\pm 15V$		255	435		255	435	mW

NOTES:

- Refer to Figure 1.

8-Bit μp-compatible D/A converter

NE/SE5018/5019

AC ELECTRICAL CHARACTERISTICS¹ $V_{CC} = \pm 15V, T_A = 25^\circ C$

SYMBOL	PARAMETER	TO	FROM	TEST CONDITIONS	NE/SE5018/19			UNIT
					Min	Typ	Max	
t_{SLH}	Settling time	$\pm 1/2$ LSB	Input	All bits low-to-high ²		1.8		μs
t_{SHL}	Settling time	$\pm 1/2$ LSB	Input	All bits high-to-low ³		2.3		μs
t_{PLH}	Propagation delay	Output	Input	All bits switched low-to-high ²		300		ns
t_{PHL}	Propagation delay	Output	Input	All bits switched high-to-low ³		150		ns
t_{PLSB}	Propagation delay	Output	Input	1 LSB change ^{2, 3}		150		ns
t_{PLH}	Propagation delay	Output	LE	Low-to-high transition ⁴		300		ns
t_{PHL}	Propagation delay	Output	LE	High-to-low transition ⁵		150		ns
t_S	Setup time	LE	Input	1, 6	100			ns
t_H	Hold time	LE	Input	1, 6	50			ns
t_{PW}	Latch enable pulse width			1, 6	150			ns

NOTES:

1. Refer to Figure 2.
2. See Figure 5.
3. See Figure 6.
4. See Figure 7.
5. See Figure 8.
6. See Figure 9.
7. For reference currents >3mA, use of an external buffer is required.




Figure 1. DC Parametric Test Configuration




Figure 2. AC Parametric Test Configuration




Figure 3. Full-/Zero-Scale Adjust — Unipolar Output (0–10V)

8-Bit μ p-compatible D/A converter

NE/SE5018/5019




Figure 4. Bipolar Output Operation (-5 to +5V)




Figure 5. Settling Time and Propagation Delay, Low-to-High Data




Figure 7. Propagation Delay, Latch Enable to Output




Figure 6. Settling Time and Propagation Delay, High-to-Low Data




Figure 8. Propagation Delay, Latch Enable to Output

8-Bit μp-compatible D/A converter

NE/SE5018/5019




Figure 9. Latch Pulse Width, Setup and Hold Times