INTEGRATED CIRCUITS



Product specification

1992 Feb 24

RF Communications Handbook

Philips Semiconductors





NE/SA/SE5205A

DESCRIPTION

The NE/SA/SE5205A family of wideband amplifiers replace the NE/SA/SE5205 family. The 'A' parts are fabricated on a rugged 2µm bipolar process featuring excellent statistical process control. Electrical performance is nominally identical to the original parts.

The NE/SA/SE5205A is a high-frequency amplifier with a fixed insertion gain of 20dB. The gain is flat to ±0.5dB from DC to 450MHz, and the -3dB bandwidth is greater than 600MHz in the EC package. This performance makes the amplifier ideal for cable TV applications. For lower frequency applications, the part is also available in industrial standard dual in-line and small outline packages. The NE/SA/SE5205A operates with a single supply of 6V, and only draws 24mA of supply current, which is much less than comparable hybrid parts. The noise figure is 4.8dB in a 75 Ω system and 6dB in a 50 Ω system.

Until now, most RF or high-frequency designers had to settle for discrete or hybrid solutions to their amplification problems. Most of these solutions required trade-offs that the designer had to accept in order to use high-frequency gain stages. These include high-power consumption, large component count, transformers, large packages with heat sinks, and high part cost. The NE/SA/SE5205A solves these problems by incorporating a wide-band amplifier on a single monolithic chip.

The part is well matched to 50 or 75Ω input and output impedances. The Standing Wave Ratios in 50 and 75Ω systems do not exceed 1.5 on either the input or output from DC to the -3dB bandwidth limit.

Since the part is a small monolithic IC die, problems such as stray capacitance are minimized. The die size is small enough to fit into a very cost-effective 8-pin small-outline (SO) package to further reduce parasitic effects.

No external components are needed other than AC coupling capacitors because the NE/SA/SE5205A is internally compensated and matched to 50 and 75 Ω . The amplifier has very good distortion specifications, with second and third-order intermodulation intercepts of +24dBm and +17dBm respectively at 100MHz.

The device is ideally suited for 75Ω cable television applications such as decoder boxes, satellite receiver/decoders, and front-end amplifiers for TV receivers. It is also useful for amplified splitters and antenna amplifiers.

The part is matched well for 50Ω test equipment such as signal generators, oscilloscopes, frequency counters and all kinds of signal analyzers. Other applications at 50Ω include mobile radio, CB radio and data/video transmission in fiber optics, as well as broad-band LANs and telecom systems. A gain greater than 20dB can be achieved by cascading additional NE/SA/SE5205As in series as required, without any degradation in amplifier stability.

PIN CONFIGURATIONS



Figure 1. Pin Configuration

FEATURES

- 600MHz bandwidth
- 20dB insertion gain
- 4.8dB (6dB) noise figure ZO=75Ω (ZO=50Ω)
- No external components required
- Input and output impedances matched to $50/75\Omega$ systems
- Surface mount package available
- MIL-STD processing available
- 2000V ESD protection

APPLICATIONS

- 75Ω cable TV decoder boxes
- Antenna amplifiers
- Amplified splitters
- Signal generators
- Frequency counters
- Oscilloscopes
- Signal analyzers
- Broad-band LANs
- Fiber-optics
- Modems
- Mobile radio
- Security systems
- Telecommunications

ORDERING INFORMATION

DESCRIPTION	TEMPERATURE RANGE	ORDER CODE	DWG #
8-Pin Plastic Small Outline (SO) package	0 to +70°C	NE5205AD	SOT96-1
8-Pin Plastic Dual In-Line Package (DIP)	0 to +70°C	NE5205AN	SOT97-1
8-Pin Plastic Small Outline (SO) package	-40 to +85°C	SA5205AD	SOT96-1
8-Pin Plastic Dual In-Line Package (DIP)	-40 to +85°C	SA5205AN	SOT97-1
8-Pin Plastic Dual In-Line Package (DIP)	-55 to +125°C	SE5205AN	SOT97-1

NE/SA/SE5205A

EQUIVALENT SCHEMATIC



Figure 2. Equivalent Schematic

ABSOLUTE MAXIMUM RATINGS

SYMBOL	PARAMETER	RATING	UNIT
V _{CC}	Supply voltage	9	V
V _{AC}	AC input voltage	5	V _{P-P}
T _A	Operating ambient temperature range		
	NE grade	0 to +70	°C
	SA grade	-40 to +85	°C
	SE grade	-55 to +125	°C
P _{DMAX}	Maximum power dissipation, T _A =25°C (still-air) ^{1, 2}		
	N package	1160	mW
	D package	780	mW

NOTES:

Derate above 25°C, at the following rates: N package at 9.3mW/°C D package at 6.2mW/°C
See "Power Dissipation Considerations" section.

NE/SA/SE5205A

DC ELECTRICAL CHARACTERISTICS

 $V_{CC}{=}6V,$ $Z_{S}{=}Z_{L}{=}Z_{O}{=}50\Omega$ and $T_{A}{=}25^{\circ}C$ in all packages, unless otherwise specified.

SYMBOL	DADAMETED	TEST CONDITIONS		SE5205A	1	NE/SA5205A			UNIT	
STMBOL	PARAMETER	TEST CONDITIONS	Min	Тур	Max	Min	Тур	Max	UNIT	
V _{CC}	Operating supply voltage range	Over temperature	5 5		6.5 6.5	5 5		8 8	V V	
I _{CC}	Supply current	Over temperature	20 19	25 25	32 33	20 19	25 25	32 33	mA mA	
S21	Insertion gain	f=100MHz Over temperature	17 16.5	19	21 21.5	17 16.5	19	21 21.5	dB	
044		f=100MHz D, N		25			25		D	
S11	Input return loss	DC - f _{MAX} D, N	12			12			dB	
S22 Output re	Output astrony land	f=100MHz D, N		27			27		dB	
	Output return loss	DC - f _{MAX}	12			12				
S12 Isolatio	la de la face	f=100MHz		-25			-25		dB	
	Isolation	DC - f _{MAX}	-18			-18			ub l	
t _R	Rise time			500			500		ps	
t _P	Propagation delay			500			500		ps	
BW	Bandwidth	±0.5dB D, N		300			450		MHz	
f _{MAX}	Bandwidth	-3dB D, N				550			MHz	
	Noise figure (75Ω)	f=100MHz		4.8			4.8		dB	
	Noise figure (50Ω)	f=100MHz		6.0			6.0		dB	
	Saturated output power	f=100MHz		+7.0			+7.0		dBm	
	1dB gain compression	f=100MHz		+4.0			+4.0		dBm	
	Third-order intermodulation intercept (output)	f=100MHz		+17			+17		dBm	
	Second-order intermodulation intercept (output)	f=100MHz		+24			+24		dBm	



Figure 3. Supply Current vs Supply Voltage



Figure 4. Noise Figure vs Frequency



Figure 5. Insertion Gain vs Frequency (S₂₁)



Figure 6. Insertion Gain vs Frequency (S₂₁)



Figure 7. Saturated Output Power vs Frequency



Figure 8. 1dB Gain Compression vs Frequency



Figure 9. Second-Order Output Intercept vs Supply Voltage



Figure 10. Third-Order Intercept vs Supply Voltage



Figure 11. Input VSWR vs Frequency



Figure 12. Output VSWR vs Frequency



Figure 13. Input (S₁₁) and Output (S₂₂) Return Loss vs Frequency



Figure 14. Isolation vs Frequency (S₁₂)



Figure 15. Insertion Gain vs Frequency (S₂₁)



Figure 16. Insertion Gain vs Frequency (S₂₁)

NE/SA/SE5205A

THEORY OF OPERATION

The design is based on the use of multiple feedback loops to provide wide-band gain together with good noise figure and terminal impedance matches. Referring to the circuit schematic in Figure 17, the gain is set primarily by the equation:

$$\frac{V_{OUT}}{V_{IN}} = \frac{(R_{F1} + R_{E1})}{R_{E1}}$$
(1)

which is series-shunt feedback. There is also shunt-series feedback due to R_{F2} and R_{E2} which aids in producing wideband terminal impedances without the need for low value input shunting resistors that would degrade the noise figure. For optimum noise performance, R_{E1} and the base resistance of Q₁ are kept as low as possible while R_{F2} is maximized.

The noise figure is given by the following equation:

$$10 \log \left[1 + \left[\frac{r_{b} + R_{E1} + \frac{KT}{2ql_{C1}}}{R_{0}} \right] \right] dB$$
 (2)

where I_{C1}=5.5mA, R_{E1}=12 Ω , r_b=130 Ω , KT/q=26mV at 25°C and R₀=50 for a 50 Ω system and 75 for a 75 Ω system.

The DC input voltage level $V_{\mbox{\rm IN}}$ can be determined by the equation:

VIN=VBE1+(IC1+IC3) RE1

where $R_{E1}{=}12\Omega,$ $V_{BE}{=}0.8V,$ $I_{C1}{=}5mA$ and $I_{C3}{=}7mA$ (currents rated at $V_{CC}{=}6V$).

Under the above conditions, V_{IN} is approximately equal to 1V.

Level shifting is achieved by emitter-follower Q_3 and diode Q_4 which provide shunt feedback to the emitter of Q_1 via R_{F1} . The use of an emitter-follower buffer in this feedback loop essentially eliminates problems of shunt feedback loading on the output. The value of R_{F1} =140 Ω is chosen to give the desired nominal gain. The DC output voltage V_{OUT} can be determined by:

 $V_{OUT} = V_{CC} - (I_{C2} + I_{C6})R2, (4)$

where V_{CC} =6V, R_2 =225 Ω , I_{C2} =8mA and I_{C6} =5mA.

From here it can be seen that the output voltage is approximately 3.1V to give relatively equal positive and negative output swings. Diode Q_5 is included for bias purposes to allow direct coupling of R_{F2} to the base of Q_1 . The dual feedback loops stabilize the DC operating point of the amplifier.

The output stage is a Darlington pair (Q_6 and Q_2) which increases the DC bias voltage on the input stage (Q_1) to a more desirable value, and also increases the feedback loop gain. Resistor R_0 optimizes the output VSWR (Voltage Standing Wave Ratio). Inductors L_1 and L_2 are bondwire and lead inductances which are roughly 3nH. These improve the high-frequency impedance matches at input and output by partially resonating with 0.5pF of pad and package capacitance.



Figure 17. Schematic Diagram

NE/SA/SE5205A

POWER DISSIPATION CONSIDERATIONS

When using the part at elevated temperature, the engineer should consider the power dissipation capabilities of each package.

At the nominal supply voltage of 6V, the typical supply current is 25mA (32mA Max). For operation at supply voltages other than 6V, see Figure 3 for I_{CC} versus V_{CC} curves. The supply current is inversely proportional to temperature and varies no more than 1mA between 25°C and either temperature extreme. The change is 0.1% per over the range.

The recommended operating temperature ranges are air-mount specifications. Better heat sinking benefits can be realized by mounting the D package body against the PC board plane.

PC BOARD MOUNTING

In order to realize satisfactory mounting of the NE5205A to a PC board, certain techniques need to be utilized. The board must be double-sided with copper and all pins must be soldered to their respective areas (i.e., all GND and V_{CC} pins on the SO package). The power supply should be decoupled with a capacitor as close to the V_{CC} pins as possible and an RF choke should be inserted between the supply and the device. Caution should be exercised in the connection of input and output pins. Standard microstrip should be observed wherever possible. There should be no solder bumps or burrs or any obstructions in the signal path to cause launching problems. The path should be as straight as possible and lead lengths as short as possible from the part to the cable connection. Another important consideration is that the input and output should be AC coupled. This is because at V_{CC}=6V, the input is approximately at 1V while the output is at 3.1V. The output must be decoupled into a low impedance system or the DC bias on the output of the amplifier will be loaded down causing loss of output power. The easiest way to decouple the entire amplifier is by soldering a high frequency chip capacitor directly to the input and

output pins of the device. This circuit is shown in Figure 18. Follow these recommendations to get the best frequency response and noise immunity. The board design is as important as the integrated circuit design itself.

SCATTERING PARAMETERS

The primary specifications for the NE/SA/SE5205A are listed as S-parameters. S-parameters are measurements of incident and reflected currents and voltages between the source, amplifier and load as well as transmission losses. The parameters for a two-port network are defined in Figure 19.

Actual S-parameter measurements using an HP network analyzer (model 8505A) and an HP S-parameter tester (models 8503A/B) are shown in Figure 20.

Values for the figures below are measured and specified in the data sheet to ease adaptation and comparison of the NE/SA/SE5205A to other high-frequency amplifiers.



Figure 18. Circuit Schematic for Coupling and Power Supply Decoupling



Figure 19.



Figure 20.

NE/SA/SE5205A

The most important parameter is S_{21} . It is defined as the square root of the power gain, and, in decibels, is equal to voltage gain as shown below:

ZD=ZIN=ZOUT for the NE/SA/SE5205A

$$P_{IN} + \frac{V_{IN}^{2\circ}}{Z_{D}\circ} \xrightarrow{NE/SA/}_{SE5205A} \xrightarrow{\circ} P_{OUT} + \frac{V_{OUT}^{2}}{Z_{D}}$$
$$\therefore \frac{P_{OUT}}{P_{IN}} = \frac{\frac{V_{OUT}^{2}}{Z_{D}}}{\frac{V_{IN}^{2}}{Z_{D}}} = \frac{V_{OUT}^{2}}{V_{IN}^{2}} = P_{I}$$

$$P_I = V_I^2$$

P_I=Insertion Power Gain

V_I=Insertion Voltage Gain

Measured value for the NE/SA/SE5205A = $|S_{21}|^2 = 100$

$$\therefore P_{I} = \frac{P_{OUT}}{P_{IN}} = |S_{21}|^{2} = 100$$

and $V_{I} = \frac{V_{OUT}}{V_{IN}} = \sqrt{P_{I}} = S_{21} = 10$

In decibels:

 $P_{I(dB)} = 10 \text{ Log } |S_{21}|^2 = 20dB$ $V_{I(dB)} = 20 \text{ Log } S_{21} = 20dB$ $\therefore P_{I(dB)} = V_{I(dB)} = S_{21(dB)} = 20dB$

Also measured on the same system are the respective voltage standing wave ratios. These are shown in Figure 21. The VSWR can be seen to be below 1.5 across the entire operational frequency range.

Relationships exist between the input and output return losses and the voltage standing wave ratios. These relationships are as follows:

INPUT RETURN LOSS= S_{11} dB S₁₁dB=20 Log | S₁₁ |

OUTPUT RETURN LOSS=S₂₂dB S₂₂dB=20 Log | S₂₂ |

INPUT VSWR=≤1.5

OUTPUT VSWR=≤1.5

1dB GAIN COMPRESSION AND SATURATED OUTPUT POWER

The 1dB gain compression is a measurement of the output power level where the small-signal insertion gain magnitude decreases

1dB from its low power value. The decrease is due to nonlinearities in the amplifier, an indication of the point of transition between small-signal operation and the large signal mode.

The saturated output power is a measure of the amplifier's ability to deliver power into an external load. It is the value of the amplifier's output power when the input is heavily overdriven. This includes the sum of the power in all harmonics.

INTERMODULATION INTERCEPT TESTS

The intermodulation intercept is an expression of the low level linearity of the amplifier. The intermodulation ratio is the difference in dB between the fundamental output signal level and the generated distortion product level. The relationship between intercept and intermodulation ratio is illustrated in Figure 22, which shows product output levels plotted versus the level of the fundamental output for two equal strength output signals at different frequencies. The upper line shows the fundamental output plotted against itself with a 1dB to 1dB slope. The second and third order products lie below the fundamentals and exhibit a 2:1 and 3:1 slope, respectively.

The intercept point for either product is the intersection of the extensions of the product curve with the fundamental output.

The intercept point is determined by measuring the intermodulation ratio at a single output level and projecting along the appropriate product slope to the point of intersection with the fundamental. When the intercept point is known, the intermodulation ratio can be determined by the reverse process. The second order IMR is equal to the difference between the second order intercept and the fundamental output level. The third order IMR is equal to twice the difference between the third order intercept and the fundamental output level. These are expressed as:

IP₂=P_{OUT}+IMR₂

IP3=POUT+IMR3/2

where POUT is the power level in dBm of each of a pair of equal level fundamental output signals, IP2 and IP3 are the second and third order output intercepts in dBm, and IMR₂ and IMR₃ are the second and third order intermodulation ratios in dB. The intermodulation intercept is an indicator of intermodulation performance only in the small signal operating range of the amplifier. Above some output level which is below the 1dB compression point, the active device moves into large-signal operation. At this point the intermodulation products no longer follow the straight line output slopes, and the intercept description is no longer valid. It is therefore important to measure IP2 and IP3 at output levels well below 1dB compression. One must be careful, however, not to select too low levels because the test equipment may not be able to recover the signal from the noise. For the NE/SA/SE5205A we have chosen an output level of -10.5dBm with fundamental frequencies of 100.000 and 100.01MHz, respectively.

NE/SA/SE5205A



Figure 21. Input/Output VSWR vs Frequency

ADDITIONAL READING ON SCATTERING PARAMETERS

For more information regarding S-parameters, please refer to High-Frequency Amplifiers by Ralph S. Carson of the University of Missouri, Rolla, Copyright 1985; published by John Wiley & Sons, Inc. "S-Parameter Techniques for Faster, More Accurate Network Design", HP App Note 95-1, Richard W. Anderson, 1967, HP Journal.

"S-Parameter Design", HP App Note 154, 1972.



Figure 22.



OUTLINE		REFEF	EUROPEAN	ISSUE DATE		
VERSION	IEC	JEDEC	EIAJ		PROJECTION	ISSUE DATE
SOT96-1	076E03S	MS-012AA				-92-11-17- 95-02-04

NE/SA/SE5205A



Wide-band high-frequency amplifier







0 5 10 mm _____scale

UNIT	A max.	A ₁ min.	A ₂ max.	b	b ₁	b ₂	c	D ⁽¹⁾	E ⁽¹⁾	е	e ₁	L	ME	M _H	w	Z ⁽¹⁾ max.
mm	4.2	0.51	3.2	1.73 1.14	0.53 0.38	1.07 0.89	0.36 0.23	9.8 9.2	6.48 6.20	2.54	7.62	3.60 3.05	8.25 7.80	10.0 8.3	0.254	1.15
inches	0.17	0.020	0.13	0.068 0.045	0.021 0.015	0.042 0.035	0.014 0.009	0.39 0.36	0.26 0.24	0.10	0.30	0.14 0.12	0.32 0.31	0.39 0.33	0.01	0.045

Note

1. Plastic or metal protrusions of 0.25 mm maximum per side are not included.

OUTLINE		REFER	EUROPEAN	ISSUE DATE		
VERSION	IEC	JEDEC	EIAJ		PROJECTION	ISSUE DATE
SOT97-1	050G01	MO-001AN				-92-11-17 95-02-04

SOT97-1

NE/SA/SE5205A

DEFINITIONS						
Data Sheet Identification Product Status		Definition				
Objective Specification	Formative or in Design	This data sheet contains the design target or goal specifications for product development. Specifications may change in any manner without notice.				
Preliminary Specification	Preproduction Product	This data sheet contains preliminary data, and supplementary data will be published at a later date. Philips Semiconductors reserves the right to make changes at any time without notice in order to improve design and supply the best possible product.				
Product Specification	Full Production	This data sheet contains Final Specifications. Philips Semiconductors reserves the right to make changes at any time without notice, in order to improve design and supply the best possible product.				

Philips Semiconductors and Philips Electronics North America Corporation reserve the right to make changes, without notice, in the products, including circuits, standard cells, and/or software, described or contained herein in order to improve design and/or performance. Philips Semiconductors assumes no responsibility or liability for the use of any of these products, conveys no license or title under any patent, copyright, or mask work right to these products, and makes no representations or warranties that these products are free from patent, copyright, or mask work right infringement, unless otherwise specified. Applications that are described herein for any of these products are for illustrative purposes only. Philips Semiconductors makes no representation or warranty that such applications will be suitable for the specified use without further testing or modification.

LIFE SUPPORT APPLICATIONS

Philips Semiconductors and Philips Electronics North America Corporation Products are not designed for use in life support appliances, devices, or systems where malfunction of a Philips Semiconductors and Philips Electronics North America Corporation Product can reasonably be expected to result in a personal injury. Philips Semiconductors and Philips Electronics North America Corporation customers using or selling Philips Semiconductors and Philips Electronics North America Corporation do so at their own risk and agree to fully indemnify Philips Semiconductors and Philips Electronics North America Corporation for any damages resulting from such improper use or sale.

Philips Semiconductors 811 East Arques Avenue P.O. Box 3409 Sunnyvale, California 94088–3409 Telephone 800-234-7381

Philips Semiconductors and Philips Electronics North America Corporation register eligible circuits under the Semiconductor Chip Protection Act. © Copyright Philips Electronics North America Corporation 1993 All rights reserved. Printed in U.S.A.