

FOUR-BIT UP/DOWN COUNTER WITH THREE-STATE OUTPUTS

The SN54/74LS569A is designed as programmable up/down BCD and Binary counters respectively. These devices have 3-state outputs for use in bus organized systems. With the exception of output enable (OE) and asynchronous clear (ACLR), all functions occur on the positive edge of the clock pulse (<u>CP</u>).

When the LOAD input is LOW, the outputs will be programmed by the parallel data inputs (A, B, C, D) on the next clock edge. Enabling of the counters occurs only when CEP and CET are LOW and LOAD is HIGH. Direction of the count is controlled by the up-down input (U/D), HIGH counts up and LOW counts down. High-speed counting and cascading is implemented by internal look-ahead carry logic and an active LOW ripple carry output (RCO). On the LS569A, the RCO is LOW at binary 15 during up-count and during down-count it is also LOW at binary 0. During normal cascading operation RCO connected to the succeeding block at CET is the only requisite. When counting and when RCO is LOW, the clocked carry output (CCO) provides a HIGH-LOW-HIGH pulse for a duration equal to the LOW time of the clock pulse. Two active LOW reset lines are provided, a master reset asynchronous clear (ACLR) and a synchronous clear (SCLR). When in a HIGH state, the output control (OE) input forces the counter output into a HIGH impedance state and when LOW, the counter outputs are enabled.

• ESD > 3500 Volts

CONNECTION DIAGRAM (TOP VIEW)



GUARANTEED OPERATING RANGES

Symbol	Parameter		Min	Тур	Max	Unit
VCC	Supply Voltage	54 74	4.5 4.75	5.0 5.0	5.5 5.25	V
Τ _Α	Operating Ambient Temperature Range	54 74	-55 0	25 25	125 70	°C
ЮН	Output Current — High Except RCO, CCO	54 74			-1.0 -2.6	mA
ЮН	Output Current — High RCO, CCO	54, 74			-0.44	mA
IOL	Output Current — Low Except RCO, CCO	54 74			12 24	mA
IOL	Output Current — Low, RCO, CCO	54 74			4.0 8.0	mA

SN54/74LS569A

FOUR-BIT UP/DOWN COUNTER WITH THREE-STATE OUTPUTS

LOW POWER SCHOTTKY



FAST AND LS TTL DATA 5-573

INPUTS OU					OUTP	UTS	-											
СР	D	С	В	Α	LOAD	CET	CEP	U/D	ACLR	SCLR	OE	RCO	ссо	ΥD	YC	ΥB	YA	
↑	Х	Х		Х	Н	L	L	Н	н	н	L	A/R	A/R			CP) + ′		Count Up
↑ (Х	Х	Х	Х	Н	L	L	L	н	Н	L	A/R	A/R			CP) – ′		Count Down
Ŷ	Х	Х	Х	Х	Н	н	Х	Х	н	Н	L	Н	н	NC	NC	NC	NC	Count Inhibit
Ŷ	Х	Х	Х	Х	Н	L	Н	Х	Н	Н	L	A/R	Н	NC	NC	NC	NC	Count Inhibit
Ω	Х	Х	Х	Х	Х	L	L	Н	н	Н	L	L	п	н	Н	Н	Н	Overflow
↑	Х	Х	Х	Х	Х	L	н	н	н	н	L	L	н	н	Н	Н	Н	Overflow
\uparrow	Х	Х	Х	Х	Х	н	Х	н	н	Н	L	н	н	н	Н	Н	Н	Overflow Inhibit
n.	Х	Х	Х	Х	Х	L	L	L	н	н	L	L	L L	L	L	L	L	Underflow
↑	Х	Х	Х	Х	Х	L	н	L	н	н	L	L	н	L	L	L	L	Underflow
Ŷ	Х	Х	Х	Х	Х	Н	Х	L	Н	Н	L	Н	Н	L	L	L	L	Underflow Inhibit
Ŷ	L	Н	L	Н	L	Х	Х	Х	н	Н	L	Н	Н	L	Н	L	Н	Load Example
\uparrow	Х	Х	Х	Х	Х	н	Х	н	н	L	L	н	н	L	L	L	L	Clear (Synchronous)
n.	Х	Х	Х	Х	Х	L	L	L	н	L	L	L	n.	L	L	L	L	Clear (Synchronous)
↑	Х	Х	Х	Х	Х	L	н	L	н	L	L	L	н	L	L	L	L	Clear (Synchronous)
↑	Х	Х	Х	Х	Х	н	Х	L	н	L	L	н	н	L	L	L	L	Clear (Synchronous)
Х	Х	Х	Х	Х	Х	Х	Х	Н	L	Х	L	н	н	L	L	L	L	Asynchronous Clear
n.	Х	Х	Х	Х	Х	L	L	L	L	Х	L	L	n.	L	L	L	L	Asynchronous Clear
Х	Х	Х	Х	Х	Х	L	н	L	L	Х	L	L	н	L	L	L	L	Asynchronous Clear
Х	Х	Х	Х	Х	Х	н	Х	L	L	Х	L	н	н	L	L	L	L	Asynchronous Clear
Х	Х	Х	Х	Х	Х	Х	Х	Х	Х	Х	Н	Х	Х		Н	i-Z		Output Disabled

FUNCTION TABLE

 $(Q_T - CP) = Output state prior to clock edge NC = No change$

A/R = Assumes required output state; High except during Overflow and Underflow X = Don't care

- YA

ΥB

 $^{\rm YC}$

ΥD

RCO

- CCO

LOGIC DIAGRAM



DEFINITION OF FUNCTIONAL TERMS

A, B, C, D	The four programmable data inputs.	ACLR	Asynchronous Clear. M <u>aster</u> reset of counters to zero when ACLR is LOW,
CEP	Count Enable Parallel. Can be used to enable and inhibit counting in high speed		independent of the clock.
	cascaded operation. CEP must be LOW to count.	SCLR	Synchronous clear of counters to zero on the next clock edge when SCLR is LOW.
CET	Count Enable Trickle. Enables the ripple carry output for cascaded operation. Must be LOW to count.	OE	A HIGH on the output control sets the four counter outputs in the high impedance, and a LOW, enables the output.
СР	Clock Pulse. All synchronous functions occur on the LOW-to-HIGH transition of the		The four counter outputs.
	clock.	RCO	Ripple Carry Output. Output will be LOW on
LOAD	Enables parallel load of counter outputs from data inputs on the next clock edge.		the maximum count on up-count. Upon down-count, RCO is LOW at 0000.
	Must be HIGH to count.	CCO	Clock Carry Output. While counting and
U/D	Up/Down Count Control. HIGH counts up and LOW counts down.		RCO is LOW, CCO will follow the clock HIGH-LOW-HIGH transition.

LOW-POWER SCHOTTKY INPUT/OUTPUT CURRENT INTERFACE CONDITIONS



Note: Actual current flow direction shown

DC CHARACTERISTICS OVER OPERATING TEMPERATURE RANGE (unless otherwise specified)

					Limits					
Symbol	Param	eter		Min	Тур	Max	Unit	Tes	t Conditions	
VIH	Input HIGH Voltage			2.0			V	Guaranteed Input HIGH Voltage for All Inputs		
\ <i>\</i>			54			0.7	v	Guaranteed Input	LOW Voltage for	
VIL	Input LOW Voltage		74			0.8		All Inputs		
VIK	Input Clamp Diode Vol	tage			-0.65	-1.5	V	$V_{CC} = MIN, I_{IN} =$	–18 mA	
		YA–	54	2.4	3.4		V			
	Output HIGH Voltage	YD	74	2.4	3.1		V	V _{CC} = MIN, I _{OH} :	= MAX, V _{IN} = V _{IH}	
VOH		RCO,	54	2.5	3.5		V	or V _{IL} per Truth Ta		
		ссо	74	2.7	3.5		V			
M	Output LOW Voltage		54, 74		0.25	0.4	V		$V_{CC} = V_{CC} MIN,$	
VOL	Output LOW Voltage		74		0.35	0.5	V	IOL = IOL MAX	$V_{IN} = V_{IL} \text{ or } V_{IH}$ per Truth Table	
IOZH	Output Off Current HIG	θH				20	μΑ	$V_{CC} = MAX, V_O =$	= 2.7 V	
I _{OZL}	Output Off Current LO	W				-20	μA	$V_{CC} = MAX, V_O =$	= 0.4 V	
h	Input HIGH Current					20	μA	$V_{CC} = MAX, V_{IN}$	= 2.7 V	
ΙΗ						0.1	mA	$V_{CC} = MAX, V_{IN}$	= 7.0 V	
l.,		Others				-0.4	mA		0.4.1/	
ΙL	Input LOW Current	CET				-0.8	mA	$V_{CC} = MAX, V_{IN} = 0.4 V$		
	Short Circuit Current	RCO, C	00	-20		-100	mA	V _{CC} = MAX		
los	(Note 1)	Others		-30		-130	mA			
ICC	Power Supply Current	, 3-State				43	mA	V _{CC} = MAX		

Note 1: Not more than one output should be shorted at a time, nor for more than 1 second.

AC CHARACTERISTICS (T_A = 25° C)

		Limits				
Symbol	Parameter	Min	Тур	Max	Unit	Test Conditions

fMAX	Maximum Toggle Frequency	35		MHz
^t PLH ^t PHL	Propagation Delay Clock to Q		15 20	ns
^t PLH ^t PHL	Propagation Delay CET to RCO		14 15	ns
^t PLH ^t PHL	Propag <u>ation</u> Delay U/D to RCO		20 24	ns
^t PLH ^t PHL	Propaga <u>tion D</u> elay Clock to RCO		20 25	ns
^t PLH ^t PHL	Propagation Delay CET to CCO		16 28	ns
^t PLH ^t PHL	Propagation Delay CEP to CCO		16 26	ns
^t PLH ^t PHL	Propagation Delay Clock to CCO		15 17	ns
^t PLH ^t PHL	Propagation Delay ACLR to Q		22 32	ns
^t PZH ^t PZL	Output Enable Time		15 20	ns
^t PHZ ^t PLZ	Output Disable Time		20 27	ns

AC SETUP REQUIREMENTS (T_A = 25°C, V_{CC} = 5.0 V)

			Limits						
Symbol	Parameter	Min	Тур	Max	Unit	Test Conditions			
tW	Clock Pulse Width (Low)	20			ns				
t _S	Setup Time, A, B, C, D	20			ns				
t _S	Setup Time, SCLR	20			ns				
t _S	Setup Time, LOAD	25			ns	V _{CC} = 5.0 V			
t _s	Setup Time, U/D	30			ns	VCC = 3.0 V			
t _s	Setup Time, CET, CEP	20			ns				
th	Hold Time, Any Inputs	0			ns				
t _{rec}	ACLR	15			ns				

MICROPROGRAMMABLE DUAL-EVENT 8-BIT COUNTERS



Case 751D-03 DW Suffix **20-Pin Plastic** SO-20 (WIDE)



Case 732-03 J Suffix 20-Pin Ceramic Dual In-Line



Case 738-03 N Suffix 20-Pin Plastic



NOTES:

- 1. DIMENSIONING AND TOLERANCING PER ANSI
- Y14.5M, 1982. CONTROLLING DIMENSION: MILLIMETER. 2. DIMENSION A AND B DO NOT INCLUDE MOLD 3.
- PROTRUSION.
- MAXIMUM MOLD PROTRUSION 0.15 (0.006) PER 4. SIDE.
- 5. 751D-01, AND -02 OBSOLETE, NEW STANDARD 751D-03.

	NOT LON	ETERC		HES
	MILLIN	ETERS	INC	HES
DIM	MIN	MAX	MIN	MAX
Α	12.65	12.95	0.499	0.510
В	7.40	7.60	0.292	0.299
С	2.35	2.65	0.093	0.104
D	0.35	0.49	0.014	0.019
F	0.50	0.90	0.020	0.035
G	1.27	BSC	0.050	BSC
J	0.25	0.32	0.010	0.012
ĸ	0.10	0.25	0.004	0.009
M	0°	7°	0°	7°
Р	10.05	10.55	0.395	0.415
R	0.25	0.75	0.010	0.029

- NOTES: 1. LEADS WITHIN 0.25 mm (0.010) DIA., TRUE POSITION AT SEATING PLANE, AT MAXIMUM MATERIAL CONDITION.
- 2. DIM L TO CENTER OF LEADS WHEN FORMED PARALLEL.
- 3. DIM A AND B INCLUDES MENISCUS.

	MILLIM	ETERS	INCHES		
DIM	MIN	MAX	MIN	MAX	
Α	23.88	25.15	0.940	0.990	
В	6.60	7.49	0.260	0.295	
С	3.81	5.08	0.150	0.200	
D	0.38	0.56	0.015	0.022	
F	1.40	1.65	0.055	0.065	
G	2.54	BSC	0.100 BSC		
н	0.51	1.27	0.020	0.050	
J	0.20	0.30	0.008	0.012	
K	3.18	4.06	0.125	0.160	
L	7.62	BSC	0.300	BSC	
М	0°	15°	0°	15°	
Ν	0.25	1.02	0.010	0.040	

NOTES:

- 1. DIMENSIONING AND TOLERANCING PER ANSI Y14.5M, 1982.
- CONTROLLING DIMENSION: INCH. DIMENSION "L" TO CENTER OF LEAD WHEN 2. 3.
- FORMED PARALLEL. DIMENSION "B" DOES NOT INCLUDE MOLD 4.
- FLASH.
- 5. 738-02 OBSOLETE, NEW STANDARD 738-03.

	MILLIM	ETERS	INC	HES
DIM	MIN	MAX	MIN	MAX
Α	25.66	27.17	1.010	1.070
В	6.10	6.60	0.240	0.260
C	3.81	4.57	0.150	0.180
D	0.39	0.55	0.015	0.022
E	1.27	BSC	0.050	BSC
F	1.27	1.77	0.050	0.070
G	2.54	BSC	0.100	BSC
J	0.21	0.38	0.008	0.015
K	2.80	3.55	0.110	0.140
L	7.62		0.300	
М	0°	15°	0 °	15°
N	0.51	1.01	0.020	0.040

Motorola reserves the right to make changes without further notice to any products herein. Motorola makes no warranty, representation or guarantee regarding the suitability of its products for any particular purpose, nor does Motorola assume any liability arising out of the application or use of any product or circuit, and specifically disclaims any and all liability, including without limitation consequential or incidental damages. "Typical" parameters can and do vary in different applications. All operating parameters, including "Typicals" must be validated for each customer application by customer's technical experts. Motorola other applications any license under its patent rights nor the rights of others. Motorola products are not designed, intended, or authorized for use as components in systems intended for surgical implant into the body, or other applications intended to support or sustain life, or for any other application in which the failure of the Motorola product could create a situation where personal injury or death may occur. Should Buyer purchase or use Motorola products for any such unintended or unauthorized application, Buyer shall indemnify and hold Motorola and its officers, employees, subsidiaries, affiliates, and distributors harmless against all claims, costs, damages, and expenses, and reasonable attorney fees arising out of, directly or indirectly, any claim of personal injury or death Motorola was negligent regarding the design or manufacture of the part. Motorola and '* are registered trademarks of Motorola, Inc. is an Equal Opportunity/Affirmative Action Employer.

Literature Distribution Centers:	SYMBOL	SW1	SW2
USA: Motorola Literature Distribution; P.O. Box 20912; Phoenix, Arizona 85036. EUROPE: Motorola Ltd.; European Literature Centre; 88 Tanners Drive, Blakelands, Milton Keynes, N	tpzu IK14 5BP England	Open	Closed
JAPAN: Nippon Motorola Ltd.; 4-32-1, Nishi-Gotanda, Shinagawa-ku, Tokyo 141, Japan.	^I PZL		Open
ASIA PACIFIC: Motorola Semiconductors H.K. Ltd.; Silicon Harbour Center, No. 2 Dai King Street, Ta	^t PLZ	Closed	Closed



 \Diamond