

# **HEX D FLIP-FLOP**

The LSTTL/MSI SN54/74LS174 is a high speed Hex D Flip-Flop. The device is used primarily as a 6-bit edge-triggered storage register. The information on the D inputs is transferred to storage during the LOW to HIGH clock transition. The device has a Master Reset to simultaneously clear all flip-flops. The LS174 is fabricated with the Schottky barrier diode process for high speed and is completely compatible with all Motorola TTL families.

- Edge-Triggered D-Type Inputs
- Buffered-Positive Edge-Triggered Clock
- Asynchronous Common Reset
- Input Clamp Diodes Limit High Speed Termination Effects



### CONNECTION DIAGRAM DIP (TOP VIEW)

NOTE: The Flatpak version has the same pinouts (Connection Diagram) as the Dual In-Line Package.

PIN NAMES		LOADING (Note a)		
		HIGH	LOW	
D <sub>0</sub> -D <sub>5</sub> <u>CP</u> MR Q <sub>0</sub> -Q <sub>5</sub>	Data Inputs Clock (Active HIGH Going Edge) Input Master Reset (Active LOW) Input Outputs (Note b)	0.5 U.L. 0.5 U.L. 0.5 U.L. 10 U.L.	0.25 U.L. 0.25 U.L. 0.25 U.L. 5 (2.5) U.L.	

NOTES:

a. 1 TTL Unit Load (U.L.) = 40 µA HIGH/1.6 mA LOW.

b. The Output LOW drive factor is 2.5 U.L. for Military (54) and 5 U.L. for Commercial (74) Temperature Ranges.



## SN54/74LS174



D<sub>0</sub> D<sub>1</sub> D<sub>2</sub> D<sub>3</sub> D<sub>4</sub> D<sub>5</sub>

Q<sub>0</sub> Q<sub>1</sub> Q<sub>2</sub> Q<sub>3</sub> Q<sub>4</sub> Q<sub>5</sub>

V<sub>CC</sub> = PIN 16

GND = PIN 8

7 10 12 15

CP MR

2 5

### FUNCTIONAL DESCRIPTION

The LS174 consists of six edge-triggered D flip-flops with individual D inputs and Q outputs. The Clock (CP) and Master Reset (MR) are common to all flip-flops.

Each D input's state is transferred to the corresponding flipflop's output following the LOW to HIGH Clock (CP) transition. A LOW input to the Master Reset ( $\overline{\text{MR}}$ ) will force all outputs LOW independent of Clock or Data inputs. The LS174 is useful for applications where the true output only is required and the Clock and Master Reset are common to all storage elements.

**TRUTH TABLE** 

Inputs (t = n, MR = H)	Outputs (t = n+1) Note 1				
D	Q				
н	н				
L	L				

Note 1: t = n + 1 indicates conditions after next clock.

### **GUARANTEED OPERATING RANGES**

Symbol	Parameter		Min	Тур	Max	Unit
VCC	Supply Voltage	54 74	4.5 4.75	5.0 5.0	5.5 5.25	V
Τ <sub>Α</sub>	Operating Ambient Temperature Range	54 74	-55 0	25 25	125 70	°C
I <sub>ОН</sub>	Output Current — High	54, 74			-0.4	mA
IOL	Output Current — Low	54 74			4.0 8.0	mA

### DC CHARACTERISTICS OVER OPERATING TEMPERATURE RANGE (unless otherwise specified)

			Limits						
Symbol	Parameter		Min	Тур	Max	Unit	Tes	t Conditions	
VIH	Input HIGH Voltage		2.0			V	Guaranteed Input HIGH Voltage for All Inputs		
.,		54			0.7	v	Guaranteed Input LOW Voltage for		
VIL	Input LOW Voltage	74			0.8	V	All Inputs		
VIK	Input Clamp Diode Voltage			-0.65	-1.5	V	$V_{CC} = MIN, I_{IN} = -18 \text{ mA}$		
V <sub>OH</sub>	Output HIGH Voltage	54	2.5	3.5		V	$V_{CC}$ = MIN, I <sub>OH</sub> = MAX, V <sub>IN</sub> = V <sub>IH</sub> or V <sub>IL</sub> per Truth Table		
		74	2.7	3.5		V			
		54, 74		0.25	0.4	V	I <sub>OL</sub> = 4.0 mA	V <sub>CC</sub> = V <sub>CC</sub> MIN, V <sub>IN</sub> = V <sub>IL</sub> or V <sub>IH</sub>	
VOL	Output LOW Voltage	74		0.35	0.5	V	I <sub>OL</sub> = 8.0 mA	per Truth Table	
h	Input HIGH Current				20	μΑ	$V_{CC} = MAX, V_{IN}$	= 2.7 V	
lΗ					0.1	mA	V <sub>CC</sub> = MAX, V <sub>IN</sub> = 7.0 V		
Ι <sub>ΙL</sub>	Input LOW Current				-0.4	mA	$V_{CC} = MAX, V_{IN} = 0.4 V$		
IOS	Short Circuit Current (Note 1	)	-20		-100	mA	V <sub>CC</sub> = MAX		
ICC	Power Supply Current	ver Supply Current			26	mA	V <sub>CC</sub> = MAX		

Note 1: Not more than one output should be shorted at a time, nor for more than 1 second.

### SN54/74LS174

### **AC CHARACTERISTICS** ( $T_A = 25^{\circ}C$ )

		Limits					
Symbol	Parameter	Min	Тур	Max	Unit	Test Conditions	
fMAX	Maximum Input Clock Frequency	30	40		MHz		
<sup>t</sup> PHL	Propagation Delay, MR to Output		23	35	ns	V <sub>CC</sub> = 5.0 V C <sub>L</sub> = 15 pF	
<sup>t</sup> PLH <sup>t</sup> PHL	Propagation Delay, Clock to Output		20 21	30 30	ns	C <sub>L</sub> = 15 pF	

### AC SETUP REQUIREMENTS ( $T_A = 25^{\circ}C$ )

		Limits					
Symbol	Parameter	Min	Тур	Max	Unit	Test Conditions	
tW	Clock or MR Pulse Width	20			ns		
t <sub>S</sub>	Data Setup Time	20			ns		
<sup>t</sup> h	Data Hold Time	5.0			ns	V <sub>CC</sub> = 5.0 V	
t <sub>rec</sub>	Recovery Time	25			ns		

### AC WAVEFORMS



\*The shaded areas indicate when the input is permitted to change for predictable output performance.

### Figure 1. Clock to Output Delays, Clock Pulse Width, Frequency, Setup and Hold Times Data to Clock

### **DEFINITIONS OF TERMS**

SETUP TIME ( $t_S$ ) — is defined as the minimum time required for the correct logic level to be present at the logic input prior to the clock transition from LOW to HIGH in order to be recognized and transferred to the outputs.

HOLD TIME  $(t_h)$  — is defined as the minimum time following the clock transition from LOW to HIGH that the logic level must be maintained at the input in order to ensure continued recog-





nition. A negative HOLD TIME indicates that the correct logic level may be released prior to the clock transition from LOW to HIGH and still be recognized.

RECOVERY TIME ( $t_{rec}$ ) — is defined as the minimum time required between the end of the reset pulse and the clock transition from LOW to HIGH in order to recognize and transfer HIGH Data to the Q outputs.