

Product Preview

Dual 3.3V PLL Clock Generator

The MPC980 is a 3.3V dual PLL clock generator targeted for high end Pentium™ and PowerPC™ 603/604 personal computers. The MPC980 synthesizes processor as well as PCI clocks from a 14.31818MHz external crystal. In addition the device provides two buffered outputs of the 14.31818MHz crystal as well as a 40MHz SCSI clock, a 24MHz floppy clock and a 12MHz keyboard clock. One of the buffered 14.31818MHz outputs can be configured to provide a 16MHz output rather than the second copy of the 14.31818MHz output.

- Provides Processor and System Clocks for Pentium™ Designs
- Provides Processor and System Clocks for PowerPC™ 603/604 Designs
- Two Fully Integrated Phase-Locked Loops
- Cycle-Cycle Jitter of $\pm 150\text{ps}$
- Operates from 3.3V Supply
- 52-Lead TQFP Packaging

The processor clock outputs of the MPC980 can be programmed to provide 50, 60 or 66MHz. Under all processor output frequencies the PCI clock outputs will be equal to one half the processor clock outputs. The PCI outputs will run synchronously to the processor clock outputs. There are a total of ten output clocks which can be split into a group of four and a group of six. Either group can be configured as processor or PCI clocks. Each of the outputs can drive two series terminated transmission lines allowing for the driving of up to twelve independent processor loads and eight PCI clock loads. A pin selectable option is available to delay the PCI clock outputs relative to the processor clocks. The amount of delay is a function of the processor clock frequency and varies from 1.8ns to 2.6ns.


The output jitter of the the PLL is $\pm 150\text{ps}$ peak to peak, cycle to cycle (the worst case deviation of the clock period is guaranteed to be less than $\pm 150\text{ps}$). The skews between one processor clock and any other processor clock (or one PCI clock to any other PCI clock) is 350ps ($\pm 175\text{ps}$). The worst case skew between the processor clocks and the PCI clocks is 500ps ($\pm 250\text{ps}$).

An output enable pin is provided to tristate all of the outputs for board level test. In addition a testing mode is provided to allow for the bypass of the PLL's for board level functional debug.

The product is packaged in a 52-lead TQFP to optimize board space and power supply distribution. The TQFP package occupies a 12mm x 12mm space on the PCB.

MPC980

DUAL 3.3V PLL CLOCK GENERATOR





FA SUFFIX
TQFP PACKAGE
CASE 848D-02

Pentium is a trademark of Intel Corporation. PowerPC is a trademark of International Business Machines Corporation.

This document contains information on a product under development. Motorola reserves the right to change or discontinue this product without notice.





FUNCTION TABLE 1

OE	fsel0	fsel1	PCLK	PCICLK	Q14M	Q16M	Q24M	Q12M	Q40M
0	X	X	High Impedance	High Impedance	Hi Z	Hi Z	Hi Z	Hi Z	Hi Z
1	0	0	50MHz	25MHz	14.31818	16	24	12	40
1	0	1	60MHz	30MHz	14.31818	16	24	12	40
1	1	0	66MHz	33MHz	14.31818	16	24	12	40
1	1	1	TCLK/2	TCLK/4	TCLK	TCLK/6	TCLK/4	TCLK/8	TCLK/2

FUNCTION TABLE 2

Dly_PCI	QP/QPCI Relationship
0	Synchronous Processor & PCI Clocks
1	PCI Clocks Lag Processor Clocks

FUNCTION TABLE 3

fsel2	QP/QPCI Output Configuration
0	6 Processor and 4 PCI Clocks
1	4 Processor and 6 PCI Clocks

FUNCTION TABLE 4

TCLK_Sel	PLL Input Reference
0	Crystal Oscillator
1	TCLK


DC CHARACTERISTICS ($T_A = 0^\circ$ to 70°C)


Symbol	Characteristic	Min	Typ	Max	Unit	Condition
V_{DD}	Power Supply Voltage	3.0		3.8	V	
V_{IL}	Input LOW Voltage			$0.3V_{DD}$	V	
V_{IH}	Input HIGH Voltage	$0.7V_{DD}$		V_{DD}	V	
V_{OH}	Output HIGH Voltage	$V_{DD} - 0.4$			V	
V_{OL}	Output LOW Voltage			0.4	V	
C_{IN}	Input Capacitance			4.5	pF	

AC CHARACTERISTICS ($T_A = 0^\circ$ to 70°C , $V_{CC} = 3.3\text{V} \pm 0.3\text{V}$)

Symbol	Characteristic	Min	Typ	Max	Unit	Condition
f_{Xtal}	Input Crystal Frequency		14.31818		MHz	
f_{max}	Maximum Output Frequency			66 33	MHz	QP QPCI
t_{dc}	Output Duty Cycle		$t_{CYCLE}/2$ ± 500		ps	
t_{jitter}	Cycle-to-Cycle Jitter (Peak-to-Peak)			± 150	ps	
t_{skew}	Output-to-Output Skew			350 350 500	ps	QP to QP QPCI to QPCI QP to QPCI
t_{delay}	Time Delay		$\frac{1}{8f_{QP}}$			QP to QPCI
t_r, t_f	Output Rise/Fall Time			0.8	ns	1.0 to 1.8V
t_{LOCK}	PLL Lock Time			10	ms	
t_{PZL}, t_{PZH}	Output Enable Time		TBD			
t_{PLZ}, t_{PHZ}	Output Disable Time		TBD			

OUTLINE DIMENSIONS



Motorola reserves the right to make changes without further notice to any products herein. Motorola makes no warranty, representation or guarantee regarding the suitability of its products for any particular purpose, nor does Motorola assume any liability arising out of the application or use of any product or circuit, and specifically disclaims any and all liability, including without limitation consequential or incidental damages. "Typical" parameters can and do vary in different applications. All operating parameters, including "Typicals" must be validated for each customer application by customer's technical experts. Motorola does not convey any license under its patent rights nor the rights of others. Motorola products are not designed, intended, or authorized for use as components in systems intended for surgical implant into the body, or other applications intended to support or sustain life, or for any other application in which the failure of the Motorola product could create a situation where personal injury or death may occur. Should Buyer purchase or use Motorola products for any such unintended or unauthorized application, Buyer shall indemnify and hold Motorola and its officers, employees, subsidiaries, affiliates, and distributors harmless against all claims, costs, damages, and expenses, and reasonable attorney fees arising out of, directly or indirectly, any claim of personal injury or death associated with such unintended or unauthorized use, even if such claim alleges that Motorola was negligent regarding the design or manufacture of the part. Motorola and  are registered trademarks of Motorola, Inc. Motorola, Inc. is an Equal Opportunity/Affirmative Action Employer.

Literature Distribution Centers:

USA: Motorola Literature Distribution; P.O. Box 20912; Phoenix, Arizona 85036.

EUROPE: Motorola Ltd.; European Literature Centre; 88 Tanners Drive, Blakelands, Milton Keynes, MK14 5BP, England.

JAPAN: Nippon Motorola Ltd.; 4-32-1, Nishi-Gotanda, Shinagawa-ku, Tokyo 141 Japan.

ASIA-PACIFIC: Motorola Semiconductors H.K. Ltd.; Silicon Harbour Center, No. 2 Dai King Street, Tai Po Industrial Estate, Tai Po, N.T., Hong Kong.

**MOTOROLA**

◇ CODELINE TO BE PLACED HERE

MPC980/D