# Product Preview Low Voltage PLL Clock Driver

The MPC952 is a 3.3V compatible, PLL based clock driver device targeted for desktop PC and Workstation applications. The device features a fully integrated PLL with no external components required. With output frequencies of up to 200MHz and eleven low skew outputs the MPC952 is well suited for many of today's maicroproceesor designs. The device employs a fully differential PLL design to optimize jitter and noise rejection performance. Jitter is an increasingly important parameter as more microprocessors and ASiC's are employing on chip PLL clock distribution.

- Fully Integrated PLL
- Output Frequency up to 200MHz
- Tri–statable Outputs
- Compatible with PowerPC<sup>™</sup> and Intel Microprocessors
- Output Frequency Configurable
- TQFP Packaging
- ±50ps Cycle-to-Cycle Jitter

The MPC952 features three banks of individually configurable outputs. The banks contain 5 outputs, 4 outputs and 2 outputs. The internal divide circuitry allows for output frequency ratios of 1:1, 2:1, 3:1 and 3:2:1. The output frequency relationship is controlled by the fsel frequency control pins. The fsel pins as well as the other inputs are LVCMOS/LVTTL compatible inputs.

The MPC952 uses external feedback to the PLL. This features allows for the use of the device as a "zero" delay buffer. Any of the eleven outputs can be used as the feedback to the PLL. The VCO\_Sel pin allows for the choice of two VCO ranges to optimize PLL stability and jitter performance. The MR/Tristate pins allows the user to force the outputs into high impedance for board level test.

For System debug the PLL of the MPC952 can be bypassed. The when force to a logic HIGH the PLLEN input will route the signal on the RefClk input around the PLL directly to the internal dividers. Because the signal is routed through the dividers it may take several transitions of the RefClk to affect a transition on the outputs. This features allows a designer to single step the design for debug purposes.

The outputs of the MPC952 are LVCMOS outputs. The outputs are optimally designed to drive terminated transmission lines. For applications using series terminated transmission lines each MPC952 output can drive two lines. This capability provides an effective fanout of 22, more than enough clocks for most desktop designs. For more information on driving transmission lines consult the applications section of this data sheet.

PowerPC is a trademark of International Business Machines Corporation. Pentium is a trademark of Intel Corporation.

This document contains information on a product under development. Motorola reserves the right to change or discontinue this product without notice.



**REV 0.1** 

#### © Motorola, Inc. 1995

5/95

1



**MPC952** 



## MPC952 LOGIC DIAGRAM



## FUNCTION TABLES

| fsela | Qna | fselb | Qnb | fselc | Qnc |
|-------|-----|-------|-----|-------|-----|
| 0     | ÷4  | 0     | ÷4  | 0     | ÷2  |
| 1     | ÷6  | 1     | ÷2  | 1     | ÷4  |

| Control Pin | Logic '0'     | Logic '1'   |  |  |
|-------------|---------------|-------------|--|--|
| VCO_Sel     | fVCO          | fVCO/2      |  |  |
| MR/Tristate | Output Enable | Tristate    |  |  |
| PLL_En      | Enable PLL    | Disable PLL |  |  |

## **ABSOLUTE MAXIMUM RATINGS\***

| Symbol            | Parameter                 | Min  | Max                   | Unit |
|-------------------|---------------------------|------|-----------------------|------|
| VCC               | Supply Voltage            | -0.3 | 4.6                   | V    |
| VI                | Input Voltage             | -0.3 | V <sub>DD</sub> + 0.3 | V    |
| I <sub>IN</sub>   | Input Current             | TBD  | TBD                   | mA   |
| T <sub>Stor</sub> | Storage Temperature Range | -40  | 125                   | °C   |

\* Absolute maximum continuous ratings are those values beyond which damage to the device may occur. Exposure to these conditions or conditions beyond those indicated may adversely affect device reliability. Functional operation under absolute-maximum-rated conditions is not implied.

# DC CHARACTERISTICS (T<sub>A</sub> = 0° to 70°C, V<sub>CC</sub> = 3.3V $\pm 0.3$ V)

| Symbol          | Characteristic                   | Min | Тур | Max  | Unit | Condition                            |
|-----------------|----------------------------------|-----|-----|------|------|--------------------------------------|
| VIH             | Input HIGH Voltage               | 2.0 |     | 3.6  | V    |                                      |
| VIL             | Input LOW Voltage                |     |     | 0.8  | V    |                                      |
| VOH             | Output HIGH Voltage              | 2.4 |     |      | V    | I <sub>OH</sub> = -20mA <sup>1</sup> |
| VOL             | Output LOW Voltage               |     |     | 0.5  | V    | I <sub>OL</sub> = 20mA <sup>1</sup>  |
| I <sub>IN</sub> | Input Current                    |     |     | ±100 | μΑ   | Note 2                               |
| C <sub>IN</sub> | Input Capacitance                |     |     | 4    | pF   |                                      |
| C <sub>pd</sub> | Power Dissipation Capacitance    |     |     |      | pF   |                                      |
| ICC             | Maximum Quiescent Supply Current |     |     | TBD  | mA   |                                      |

 The MPC948 outputs can drive series or parallel terminated 50Ω (or 50Ω to V<sub>CC</sub>/2) transmission lines on the incident edge (see Applications Info section).

2 Inputs have pull-up resistors which affect input current, PECL\_CLK has a pull-down resistor.

# PLL INPUT REFERENCE CHARACTERISTICS (T<sub>A</sub> = 0 to $70^{\circ}$ C)

| Symbol                          | Characteristic             | Min | Max    | Unit | Condition |
|---------------------------------|----------------------------|-----|--------|------|-----------|
| t <sub>r</sub> , t <sub>f</sub> | TCLK Input Rise/Falls      |     | 3.0    | ns   |           |
| fref                            | Reference Input Frequency  | 10  | Note 1 | MHz  |           |
| <sup>f</sup> refDC              | Reference Input Duty Cycle | 25  | 75     | %    |           |

1

Maximum input reference is limited by the VCO lock range and the feedback divider.

| Symbol                              | Characteristic   | Min                      | Тур  | Мах                      | Unit | Condition   |
|-------------------------------------|--|--------------------------|--|--------------------------|------|-------------|
| t <sub>r</sub> , t <sub>f</sub>     | Output Rise/Fall Time  | 0.20                     |  | 1.0                      | ns   | 0.8 to 2.0V |
| <sup>t</sup> pw                     | Output Pulse Width   |                          | tCYCLE/2<br>±500   |                          | ps   |             |
| t <sub>os</sub>                     | Output-to-Output Skew Same Frequency<br>Different Frequencies  |                          |  | 350<br>500               | ps   |             |
| fvco                                | PLL VCO Lock Range Feedback = VCO/4<br>Feedback = VCO/6<br>Feedback = VCO/8<br>Feedback = VCO/12     | TBD<br>TBD<br>TBD<br>TBD | 200–500<br>200–500<br>200–500<br>200–500                                   | TBD<br>TBD<br>TBD<br>TBD | MHz  |             |
| f <sub>max</sub>                    | Maximum Output Frequency Qc,Qb (÷2)<br>Qa,Qb,Qc (÷4)<br>Qa (÷6)                                      | 200<br>125<br>80         |  |                          | MHz  |             |
| <sup>t</sup> pd                     | SYNC to Feedback Feedback = VCO/4<br>Delay Feedback = VCO/6<br>Feedback = VCO/8<br>Feedback = VCO/12 |                          | $X_{1}\pm 150 \ X_{2}\pm 150 \ X_{3}\pm 150 \ X_{4}\pm 150 \ X_{4}\pm 150$ |                          | ps   | Note 1      |
| <sup>t</sup> PLZ <sup>, t</sup> PHZ | Output Disable Time  |                          |  | TBD                      |      |             |
| <sup>t</sup> PZL <sup>, t</sup> PLH | Output Enable Time   |                          |  | TBD                      |      |             |
| <sup>t</sup> jitter                 | Cycle-to-Cycle Jitter (Peak-to-Peak)   |                          | ±50  | ±100                     | ps   |             |
| <sup>t</sup> lock                   | Maximum PLL Lock Time  |                          |  | 10                       | ms   |             |

## AC CHARACTERISTICS (T<sub>A</sub> = 0° to 70°C, V<sub>CC</sub> = $3.3V \pm 0.3V$ )

1  $X_1, X_2, X_3$ , and  $X_4$  all to be determined.

## **APPLICATIONS INFORMATION**

### **Driving Transmission Lines**

The MPC952 clock driver was designed to drive high speed signals in a terminated transmission line environment. To provide the optimum flexibility to the user the output drivers were designed to exhibit the lowest impedance possible. With an output impedance of less than  $10\Omega$  the drivers can drive either parallel or series terminated transmission lines. For more information on transmission lines the reader is referred to application note AN1091 in the Timing Solutions brochure (BR1333/D).

In most high performance clock networks point-to-point distribution of signals is the method of choice. In a point-to-point scheme either series terminated or parallel terminated transmission lines can be used. The parallel technique terminates the signal at the end of the line with a  $50\Omega$  resistance to VCC/2. This technique draws a fairly high level of DC current and thus only a single terminated line can be driven by each output of the MPC952 clock driver. For the series terminated case however there is no DC current draw, thus the outputs can drive multiple series terminated lines. Figure 1 illustrates an output driving a single series terminated line vs two series terminated lines in parallel. When taken to its extreme the fanout of the MPC952 clock driver multiple lines.





The waveform plots of Figure 2 show the simulation results of an output driving a single line vs two lines. In both cases the drive capability of the MPC952 output buffers is more than sufficient to drive  $50\Omega$  transmission lines on the incident edge. Note from the delay measurements in the simulations a delta of only 43ps exists between the two differently loaded outputs. This suggests that the dual line driving need not be used exclusively to maintain the tight output-to-output skew of the MPC952. The output waveform in Figure 2 shows a step in the waveform, this step is caused

by the impedance mismatch seen looking into the driver. The parallel combination of the  $43\Omega$  series resistor plus the output impedance does not match the parallel combination of the line impedances. The voltage wave launched down the two lines will equal:

#### VL = VS ( Zo / Rs + Ro +Zo) = 3.0 (25/53.5) = 1.40V

At the load end the voltage will double, due to the near unity reflection coefficient, to 2.8V. It will then increment towards the quiescent 3.0V in steps separated by one round trip delay (in this case 4.0ns).



Figure 2. Single versus Dual Waveforms

Since this step is well above the threshold region it will not cause any false clock triggering, however designers may be uncomfortable with unwanted reflections on the line. To better match the impedances when driving multiple lines the situation in Figure 3 should be used. In this case the series terminating resistors are reduced such that when the parallel combination is added to the output buffer impedance the line impedance is perfectly matched.



#### Figure 3. Optimized Dual Line Termination

SPICE level output buffer models are available for engineers who want to simulate their specific interconnect schemes. In addition IV characteristics are in the process of being generated to support the other board level simulators in general use.



#### MOTOROLA

Motorola reserves the right to make changes without further notice to any products herein. Motorola makes no warranty, representation or guarantee regarding the suitability of its products for any particular purpose, nor does Motorola assume any liability arising out of the application or use of any product or circuit, and specifically disclaims any and all liability, including without limitation consequential or incidental damages. "Typical" parameters can and do vary in different applications. All operating parameters, including "Typicals" must be validated for each customer application by customer's technical experts. Motorola does not convey any license under its patent rights nor the rights of others. Motorola products are not designed, intended, or authorized for use as components in systems intended for surgical implant into the body, or other applications intended to support or sustain life, or for any other application in which the failure of the Motorola product could create a situation where personal injury or death may occur. Should Buyer purchase or use Motorola products for any such unintended or unauthorized application, Buyer shall indemnify and hold Motorola and its officers, employees, subsidiaries, affiliates, and distributors harmless against all claims, costs, damages, and expenses, and reasonable attorney fees arising out of, directly or indirectly, any claim of personal injury or death associated with such unintended or unauthorized to use, even if such claim alleges that Motorola was negligent regarding the design or manufacture of the part. Motorola and was negligent regarding the design or manufacture of the part.

#### Literature Distribution Centers:

USA/EUROPE: Motorola Literature Distribution; P.O. Box 20912; Phoenix, Arizona 85036. JAPAN: Nippon Motorola Ltd.; 4-32-1, Nishi-Gotanda, Shinagawa-ku, Tokyo 141 Japan. ASIA-PACIFIC: Motorola Semiconductors H.K. Ltd.; Silicon Harbour Center, No. 2 Dai King Street, Tai Po Industrial Estate, Tai Po, N.T., Hong Kong.



