

MOTOROLA
SEMICONDUCTOR
TECHNICAL DATA*Advance Information***SMARTMOS™ Series**
Overvoltage/Overtemperature
Protector Power Integrated Circuits

These protection circuits protect sensitive electronics from overvoltage transients and excessive temperature. They sense the fault condition and quickly "crowbar" or short circuit the supply, forcing the supply into current limit/foldback, opening a fuse or tripping a circuit breaker.

MAXIMUM RATINGS ($T_J = 25^\circ\text{C}$ unless otherwise noted)

Rating	Symbol	MPC		Unit
		2004 2011 2014	2005 2012 2015	
Anode-to-Cathode Voltage	V_{AK}	20		Vdc
Continuous Anode Current	I_A	7.5	15	Adc
Peak Capacitive Discharge Current (1)	I_{TM}	75	150	A
Circuit Fusing Considerations ($T_J = 0$ to 125°C , $t = 1$ to 8.3 ms)	I^2t	25	34	A^2S
Critical Rate-of-Rise of Current (2)	di/dt	100		$\text{A}/\mu\text{s}$
Operating Junction Temperature Range	T_J	0 to $+125$		$^\circ\text{C}$

THERMAL CHARACTERISTICS

Thermal Resistance Junction to Case	$R_{\theta JC}$	1.67	$^\circ\text{C}/\text{W}$
Maximum Lead Temperature for Soldering Purposes 1/8" from Case for 5 seconds	T_L	275	$^\circ\text{C}$

ELECTRICAL CHARACTERISTICS ($T_J = 25^\circ\text{C}$, V_{AK} per Note 4 unless otherwise noted)

Characteristic	Symbol	Min	Typ	Max	Unit
Anode-to-Cathode Voltage	V_{AK}	4	—	20	Vdc
Trip Voltage	V_{TRIP}	5.9 13 16.2	6.2 13.7 17.1	6.5 14.4 18	Vdc
Trip Temperature	T_{trip}	—	83	—	$^\circ\text{C}$
External Trip Voltage	V_{EXT}	2.2	2.4	2.6	Vdc
Response Time	t_{rt}	—	2	3	μs
Quiescent Current (See Note 4)	I_Q	—	—	0.75 1 1.2	mA
Critical Rate-of-Rise of Off-State Voltage (See Note 4)	dv/dt	1	—	—	$\text{V}/\mu\text{sec}$
Average-Temperature Coefficient of Trip Voltage	TCV_{TRIP}	—	0.06	—	$\%/^\circ\text{C}$

(1) Rating applies for $t_W = 1$ ms. t_W is defined as five time constants of an exponentially decaying current pulse.

(2) Test Conditions: $V_{in} = V_{TRIP}$, $I_{TM} = \text{Rated Value}$, $T_J = 85^\circ\text{C}$.

(3) Consult factory for availability of devices which include thermal trip protection.

(4) $V_{AK} = 5$ V for MPC2004, 2005

$V_{AK} = 12$ V for MPC2011, 2012

$V_{AK} = 15$ V for MPC2014, 2015.


SMARTMOS is a trademark of Motorola Inc.

This document contains information on a new product. Specifications and information herein are subject to change without notice.

MPC2004
MPC2005
MPC2011
MPC2012
MPC2014
MPC2015


7.5 AND 15 AMPERE
OVERVOLTAGE AND
OVERTEMPERATURE
PROTECTOR
5, 12 AND 15 VOLTS

K — Cathode
A — Anode
E — External




CASE 221A-04
TO-220AB





*Use low ESL capacitor as close as possible to the OVP to minimize the effect of lead inductance.

Figure 1. Typical Application



Device	R ₂ (int)* (kΩ)
MPC2004, MPC2005	25
MPC2011, MPC2012	8
MPC2014, MPC2015	6.5

*Indicates nominal values.

Figure 2. Block Diagram




Figure 3. Typical Application — Changing the Trip Point




Figure 4. Peak Capacitor Discharge Current




Figure 5. Peak Capacitor Discharge Current Derating




Figure 6. Average Current Derating

Note 1

High-Frequency noise spikes are usually present on output busses and long wires in systems having switching regulators or dc/dc converters. The devices are designed to roll off noise sensitivity at $f_s \sim 200$ kHz. If this is too high and noise is a problem of external capacitor (C_{EXT}) may be added to the external connection and the lower desired frequency (f_C) can be obtained by the following equation $C_{EXT} = [(R_1 + R_2)/(2 \pi f_C R_1 R_2)] - C_1$ (int).

Note 2

When the devices are activated in a typical application the TMOS SCR can be subjected to large current surges from the power supply capacitors. This surge current if excessive can cause TMOS SCR failure or degradation by one of three mechanisms: di/dt , absolute peak surge, or I^2t . It is recommended that the designer empirically determine optimum circuit resistance, inductance and capacitance coupled with device placement which result in reliable and effective operation.

Note 3

Additional operation and application of these OVPs can be found on Application Note AN956, which is available from the Literature Distribution Centers in the USA, Europe and Asia Pacific.

Motorola reserves the right to make changes without further notice to any products herein to improve reliability, function or design. Motorola does not assume any liability arising out of the application or use of any product or circuit described herein; neither does it convey any license under its patent rights nor the rights of others. Motorola and  are registered trademarks of Motorola, Inc. Motorola, Inc. is an Equal Employment Opportunity/Affirmative Action Employer.





Figure 7. Circuit Diagram
Overvoltage Protector

OUTLINE DIMENSIONS



Literature Distribution Centers:

USA: Motorola Literature Distribution; P.O. Box 20912; Phoenix, Arizona 85036.

EUROPE: Motorola Ltd.; European Literature Center; 88 Tanners Drive, Blakelands Milton Keynes, MK145BP, England.

ASIA PACIFIC: Motorola Semiconductors H.K. Ltd.; P.O. Box 80300; Cheung Sha Wan Post Office; Kowloon Hong Kong.



MOTOROLA