# MCM62996

# 16K x 16 Bit Asynchronous Fast Static RAM


The MCM62996 is a 262,144 bit static random access memory organized as 16,384 words of 16 bits, fabricated using Motorola's high–performance silicon–gate CMOS technology. The device integrates a 16K x 16 SRAM core with active high and active low chip enables, separate upper and lower byte write strobes, and a fast output enable. This device has increased output drive capability supported by multiple power pins. In addition, the output levels can be either 3.3 V or 5 V TTL compatible by choice of the appropriate output bus power supply.

Dual write strobes ( $\overline{BWL}$  and  $\overline{BWH}$ ) are provided to allow individually writeable bytes.  $\overline{BWL}$  controls DQ0 – DQ7 (the lower bits), while  $\overline{BWH}$  controls DQ8 – DQ15 (the upper bits).


Additional power supply pins have been utilized and placed on the package for maximum performance. In addition, the output buffer power pins are electrically isolated from the other two and supply power only to the output buffers. This allows connecting the output buffers to 3.3 V instead of 5.0 V if desired. If 3.3 V output levels are chosen, the output buffer impedance in the "high" state is approximately equal to the impedance in the "low" state thereby allowing simplified transmission line terminations.

The MCM62996 will be available in a 52–pin plastic leaded chip carrier PLCC. This device is ideally suited for systems that require wide data bus widths, cache memory, and tag RAMs.


- Single 5 V ± 10% Power Supply
- Choice of 5 V or 3.3 V  $\pm$  10% Power Supplies for Output Buffers
- Fast Access Times: 12/15/20/25 ns Max
- Byte Writeable via Dual Write Strobes with Abort Write Capability
- Common Data Inputs and Data Outputs
- Output Enable Controlled Three State Outputs
- High Output Drive Capability: 85 pF/Output at Rated Access Time
- High Board Density 52-Lead PLCC Package



REV 3 5/95



## **PIN ASSIGNMENT**



All power supply and ground pins must be connected for proper operation of the device.  $V_{CC} \ge V_{CCQ}$  at all times including power up.



#### TRUTH TABLE (See Notes)

Ē	w	BWL	BWH	G	Mode	Supply Current	I/O Status
F	Х	Х	Х	Х	Deselected Cycle	I <sub>SB</sub>	High–Z
Т	Н	Х	Х	Н	Read Cycle	ICC	High–Z
Т	Н	Х	Х	L	Read Cycle	ICC	Data Out
Т	L	L	L	Х	Write Cycle All Bits	ICC	High–Z
Т	L	Н	Н	Х	Aborted Write Cycle	ICC	High–Z
Т	L	L	Н	Х	Write Cycle Lower 8 Bits	ICC	High–Z
Т	L	Н	L	Х	Write Cycle Upper 8 Bits	ICC	High–Z

NOTE: True (T) is E = 1 and  $\overline{E}$  = 0. E,  $\overline{E}$ , and addresses satisfy the specified setup and hold times for the falling edge of LE. Data–in satisfies the specified setup and hold times for falling edge of DL.

Deting	Symbol	Value	110:4
Rating	Symbol	Value	Unit
Power Supply Voltage	VCC	– 0.5 to + 7.0	V
Voltage Relative to VSS/VSSQ for Any Pin Except V <sub>CC</sub> and V <sub>CCQ</sub>	V <sub>in</sub> , V <sub>out</sub>	– 0.5 to V <sub>CC</sub> + 0.5	V
Output Current (per I/O)	lout	±20	mA
Power Dissipation	PD	2.0	W
Temperature Under Bias	T <sub>bias</sub>	– 10 to + 85	°C
Operating Temperature	TA	0 to + 70	°C
Storage Temperature	T <sub>stg</sub>	– 55 to + 125	°C

NOTE: Permanent device damage may occur if ABSOLUTE MAXIMUM RATINGS are exceeded. Functional operation should be restricted to RECOMMENDED OPERATING CONDITIONS. Exposure to higher than recommended voltages for extended periods of time could affect device reliability.

This device contains circuitry to protect the inputs against damage due to high static voltages or electric fields; however, it is advised that normal precautions be taken to avoid application of any voltage higher than maximum rated voltages to this high impedance circuit.

This CMOS memory circuit has been designed to meet the dc and ac specifications shown in the tables, after thermal equilibrium has been established.

This device contains circuitry that will ensure the output devices are in High–Z at power up.

# DC OPERATING CONDITIONS AND CHARACTERISTICS

(V<sub>CC</sub> = V<sub>CCQ</sub> = 5.0 V  $\pm$  10%, T<sub>A</sub> = 0 to + 70°C, Unless Otherwise Noted)

## **RECOMMENDED OPERATING CONDITIONS** (Voltages referenced to $V_{SS} = V_{SSQ} = 0 V$ )

Parameter	Symbol	Min	Тур	Max	Unit
Supply Voltage (Operating Voltage Range)	V <sub>CC</sub> *	4.5	5.0	5.5	V
Output Buffer Supply Voltage (5.0 V TTL Compatible) (3.3 V 50 Ω Compatible)	VCCQ	4.5 3.0	5.0 3.3	5.5 3.6	V
Input High Voltage	VIH	2.2	_	V <sub>CC</sub> + 0.3	V
Input Low Voltage	VIL	- 0.5*	_	0.8	V

\* V<sub>IL</sub>(min) = -3.0 V ac (pulse width  $\leq 20$  ns)

## DC CHARACTERISTICS AND SUPPLY CURRENTS

Parameter	Symbol	Min	Тур	Max	Unit
Input Leakage Current (All Inputs, $V_{in} = 0$ to $V_{CC}$ )	I <sub>lkg(I)</sub>	_	—	± 1.0	μΑ
Output Leakage Current ( $\overline{G} = V_{IH}$ )	I <sub>lkg(O)</sub>	_	—	± 1.0	μΑ
AC Supply Current (I <sub>out</sub> = 0 mA, All Inputs = V <sub>IL</sub> or V <sub>IH</sub> , V <sub>IL</sub> = 0.0 V and V <sub>IH</sub> $\geq$ 3.0 V, Cycle Time $\geq$ t <sub>AVAV</sub> min)	ICCA12 ICCA15 ICCA20 ICCA25		295 275 265 255	350 330 320 310	mA
Standby Current (E = V <sub>IL</sub> , $\overline{E}$ = V <sub>IH</sub> , I <sub>OUt</sub> = 0 mA, All Inputs = V <sub>IL</sub> and V <sub>IH</sub> , V <sub>IL</sub> = 0 V and V <sub>IH</sub> $\geq$ 3.0 V, Cycle Time $\geq$ t <sub>AVAV</sub> min)	I <sub>SB</sub>	_	40	50	mA
Output Low Voltage (I <sub>OL</sub> = + 8.0 mA)	VOL	_	_	0.4	V
Output High Voltage (I <sub>OH</sub> = - 4.0 mA)	VOH	2.4	—	—	V

#### CAPACITANCE (f = 1.0 MHz, dV = 3.0 V, T<sub>A</sub> = 25°C, Periodically Sampled Rather Than 100% Tested)

Parameter	Symbol	Тур	Мах	Unit
Input Capacitance (All Pins Except DQ0 – DQ15)	C <sub>in</sub>	4	6	pF
Input/Output Capacitance (DQ0 – DQ15)	Cout	8	10	pF

# AC OPERATING CONDITIONS AND CHARACTERISTICS

(V<sub>CC</sub> = 5.0 V  $\pm$  10%, V<sub>CCQ</sub> = 3.3 V or 5.0 V  $\pm$  10%, T<sub>A</sub> = 0 to + 70°C, Unless Otherwise Noted)

Input Timing Measurement Reference Level1.5 VInput Pulse Levels0 to 3.0 VInput Rise/Fall Time3 ns

READ CYCLE TIMING (See Notes 1, 2, 3, and 4)

		MCM62	996–12	MCM62	996–15	MCM62996-20		MCM62996-25			
Parameter	Symbol	Min	Max	Min	Мах	Min	Max	Min	Max	Unit	Notes
Read Cycle Times	t <sub>AVAV</sub>	15	—	15	—	20	—	25	—	ns	4
Access Times: Address Valid to Output Valid E, Ē "True" to Output Valid Output Enable Low to Output Valid	<sup>t</sup> AVQV <sup>t</sup> ETQV <sup>t</sup> GLQV		12 12 5		15 15 6		20 20 8		25 25 10	ns	5
Output Hold from Address Change	<sup>t</sup> AXQX	4	—	4	—	4	—	4	—	ns	
Output Buffer Control: E, $\overline{E}$ "True" to Output Active G Low to Output Active E, $\overline{E}$ "False" to Output High–Z G High to Output High–Z	<sup>t</sup> ETQX <sup>t</sup> GLQX <sup>t</sup> EFQZ <sup>t</sup> GHQZ	2 2 2 2	 9 5	2 2 2 2	 9 6	2 0 0 0	 9 8	2 2 2 2	— — 10 10	ns	6
Power Up Time	<sup>t</sup> ETICCH	0	—	0	_	0	—	0	—	ns	

NOTES:

1. Write Enable is equal to  $V_{\mbox{\scriptsize IH}}$  for all read cycles.


2. ET is defined by E going low coincident with or after E goes high, or E going high coincident with or after E goes low.

3. EF is defined by  $\overline{E}$  going high or E going low.

4. All read cycle timing is referenced from the last valid address to the first transitioning address.

5. Addresses valid prior to or coincident with  $\overline{E}$  going low or E going high.

6. Transition is measured  $\pm$  500 mV from steady-state voltage with output load of Figure 1B. This parameter is sampled and not 100% tested. At any given voltage and temperature, t<sub>EFQZ</sub> is less than t<sub>EFQX</sub> and t<sub>GHQZ</sub> is less than t<sub>GLQX</sub> for a given device.



## **READ CYCLE**

#### WRITE CYCLE TIMING (See Notes 1, 2, 3, and 4)

		MCM62	2996–12	MCM62	996–15	MCM62	996–20	0 MCM62996-25			
Parameter	Symbol	Min	Max	Min	Max	Min	Max	Min	Max	Unit	Notes
Write Cycle Times	t <sub>AVAV</sub>	15	—	15		20		25	_	ns	5
Setup Times: Address Valid to End of Write Address Valid to End of Write Address Valid to $\overline{W}$ Low Address Valid to $\overline{W}$ Low Address Valid to $\overline{E}$ "True" Data Valid to $\overline{W}$ High Data Valid to $\overline{E}$ or $\overline{E}$ "False" Byte Write Low to $\overline{W}$ High Byte Write High to $\overline{W}$ Low (Abort) Byte Write Low to $\overline{E}$ "False"	<sup>t</sup> AVWH <sup>t</sup> AVEF <sup>t</sup> AVWL <sup>t</sup> AVET <sup>t</sup> DVWH <sup>t</sup> DVEF <sup>t</sup> BWxLWH <sup>t</sup> BWxHWL <sup>t</sup> BWxLEF	10 10 0 5 6 6 0 6		13 13 0 6 6 6 0 6		15 15 0 8 8 8 8 0 8		20 20 0 10 10 10 0 10		ns	
Hold Times: $\overline{W}$ High to Address Invalid E, $\overline{E}$ "False" to Address Invalid $\overline{W}$ High to Data Invalid E, $\overline{E}$ "False" to Data Invalid $\overline{W}$ High to Byte Write Invalid E, $\overline{E}$ "False" to Byte Write Invalid	<sup>t</sup> WHAX <sup>t</sup> EFAX <sup>t</sup> WHDX <sup>t</sup> EFDX <sup>t</sup> WHBWxX <sup>t</sup> EFBWxX	0 0 0 2 2	 	0 0 0 2 2		0 0 0 2 2		0 0 0 2 2	- - - -	ns	
Write Pulse Width: Write Pulse Width Write Pulse Width Enable to End of Write Enable to End of Write	<sup>t</sup> WLWH <sup>t</sup> WLEF <sup>t</sup> ETWH <sup>t</sup> ETEF	12 12 12 12	 	13 13 13 13 13		15 15 15 15		20 20 20 20	 	ns	6 7 6, 7
Output Buffer Control: W High to Output Valid W High to Output Active W Low to Output High–Z	<sup>t</sup> WHQV <sup>t</sup> WHQX <sup>t</sup> WLQZ	12 5 0	 9	18 5 0	 9	20 5 0	 9	25 5 0	— — 10	ns	8 8, 9

NOTES:

1. A write occurs during the overlap of ET,  $\overline{W}$  low and  $\overline{BWx}$  low. An aborted write occurs when  $\overline{BWx}$  remains at V<sub>IH</sub> while  $\overline{W}$  is low.

2. Write must be equal to VIH for all address transitions.

3. ET is defined by E going low coincident with or after E goes high, or E going high coincident with or after E goes low.

4. EF is defined by  $\overline{E}$  going high or E going low.

5. All write cycle timing is referenced from the last valid address to the first transitioning address.

6. If E or  $\overline{E}$  goes false coincident with or before  $\overline{W}$  goes high the output will remain in a high-impedance state.

7. If E and  $\overline{E}$  go true coincident with or after  $\overline{W}$  goes low the output will remain in a high-impedance state.

8. Transition is measured ± 500 mV from steady–state voltage with output load of Figure 1B. This parameter is sampled and not 100% tested. At any given voltage and temperature, twLQZ is less than twHQX for a given device.

9. If  $\overline{G}$  goes low coincident with or after  $\overline{W}$  goes low, the output will remain in a high-impedance state.

# AC TEST LOADS







Figure 1A




WRITE CYCLE




**DERATING CURVES** (Derating Curves Are Based On Component Typical Values)



# ORDERING INFORMATION (Order by Full Part Number)



#### FN PACKAGE 52–LEAD PLCC CASE 778–02



Motorola reserves the right to make changes without further notice to any products herein. Motorola makes no warranty, representation or guarantee regarding the suitability of its products for any particular purpose, nor does Motorola assume any liability arising out of the application or use of any product or circuit, and specifically disclaims any and all liability, including without limitation consequential or incidental damages. "Typical" parameters can and do vary in different applications. All operating parameters, including "Typicals" must be validated for each customer application by customer's technical experts. Motorola does not convey any license under its patent rights nor the rights of others. Motorola products are not designed, intended, or authorized for use as components in systems intended for surgical implant into the body, or other applications intended to support or sustain life, or for any other application in which the failure of the Motorola product could create a situation where personal injury or death may occur. Should Buyer purchase or use Motorola products for any such unintended or unauthorized application, Buyer shall indemnify and hold Motorola and its officers, employees, subsidiaries, affiliates, and distributors harmless against all claims, costs, damages, and reasonable attorney fees arising out of, directly or indirectly, any claim of personal injury or death associated with such unintended or unauthorized use, even if such claim alleges that Motorola was negligent regarding the design or manufacture of the part. Motorola and are registered trademarks of Motorola, Inc. is an Equal Opportunity/Affirmative Action Employer.

Literature Distribution Centers: USA/EUROPE: Motorola Literature Distribution; P.O. Box 20912; Phoenix, Arizona 85036. JAPAN: Nippon Motorola Ltd.; 4–32–1, Nishi–Gotanda, Shinagawa–ku, Tokyo 141, Japan. ASIA PACIFIC: Motorola Semiconductors H.K. Ltd.; Silicon Harbour Center, No. 2 Dai King Street, Tai Po Industrial Estate, Tai Po, N.T., Hong Kong.



♦ CODELINE TO BE PLACED HERE

