16K x 16 Bit Asynchronous/ Latched Address Fast Static RAM

The MCM62995A is a 262,144 bit latched address static random access memory organized as 16,384 words of 16 bits, fabricated using Motorola's high-performance silicon-gate CMOS technology. The device integrates a 16K x 16 SRAM core with advanced peripheral circuitry consisting of address and data input latches, active high and active low chip enables, separate upper and lower byte write strobes, and a fast output enable. This device has increased output drive capability supported by multiple power pins. In addition, the output levels can be either 3.3 V or 5 V TTL compatible by choice of the appropriate output bus power supply.

Address, data in, and chip enable latches are provided. When latch enable (LE for address and chip enables and DL for data in) is high, the address, data in, and chip enable latches are in the transparent state. If latch enable (LE, DL) is tied high, the device can be used as an asynchronous SRAM. When latch enable (LE, DL) is low, the address, data in and chip enable latches are in the latched state. This input latch simplifies read and write cycles by guaranteeing address and data—in hold time in a simple fashion.

Dual write strobes (\overline{BWL} and \overline{BWH}) are provided to allow individually writeable bytes. \overline{BWL} controls DQ0 – DQ7 (the lower bits), while \overline{BWH} controls DQ8 – DQ15 (the upper bits).

Additional power supply pins have been utilized and placed on the package for maximum performance. In addition, the output buffer power pins are electrically isolated from the other two and supply power only to the output buffers. This allows connecting the output buffers to 3.3 V instead of 5.0 V if desired. If 3.3 V output levels are chosen, the output buffer impedance in the "high" state is approximately equal to the impedance in the "low" state thereby allowing simplified transmission line terminations.

The MCM62995A is available in a 52 pin plastic leaded chip carrier (PLCC). This device is ideally suited for systems which require wide data bus widths, cache memory and tag RAMs. See Figure 2 for applications information.

- Single 5 V ± 10% Power Supply
- Choice of 5 V or 3.3 V ± 10% Power Supplies for Output Buffers
- Fast Access Times: 12/15/20/25 ns Max
- · Byte Writeable via Dual Write Strobes with Abort Write Capability
- Separate Data Input Latch for Simplified Write Cycles
- Address and Chip Enable Input Latches
- Common Data Inputs and Data Outputs
- Output Enable Controlled Three-State Outputs
- High Output Drive Capability: 85 pF/Output at Rated Access Time
- High Board Density 52 Lead PLCC Package



MCM62995A

PIN ASSIGNMENT



PIN NAMES
A0 - A13 Address Inputs LE Latch Enable DL Data Latch Enable \overline{W} Write Enable \overline{W} Byte Write Strobe Low \overline{BWH} Byte Write Strobe High E Active High Chip Enable \overline{G} Output Enable \overline{G} Output Enable \overline{Q} Data Input/Output VCC +5 V Power Supply VSCQ Output Buffer Power Supply VSSO Output Buffer Ground
V _{SSQ} Output Buffer Ground V _{SS} Ground NC No Connect

All power supply and ground pins must be connected for proper operation of the device. $V_{CC} \ge V_{CCQ}$ at all times including power up.



BLOCK DIAGRAM



TRUTH TABLE

Es	w	BWL	BWH	LE	DL	G	Mode	Supply Current	I/O Status
F	Х	Х	Х	Х	Х	Х	Deselected Cycle	I _{SB}	High–Z
Т	н	Х	Х	н	Х	н	Read Cycle	ICC	High–Z
Т	н	Х	Х	н	Х	L	Read Cycle	ICC	Data Out
Т	н	Х	Х	L	Х	L	Latched Read Cycle	ICC	Data Out
Т	L	L	L	н	н	Х	Write Cycle All Bits	ICC	High–Z
Т	L	н	Н	Х	Х	Х	Aborted Write Cycle	ICC	High–Z
Т	L	L	Н	н	Н	Х	Write Cycle Lower 8 Bits	ICC	High–Z
Т	L	н	L	н	L	Х	Write Cycle Upper 8 Bits Latched Data-In	ICC	High–Z
Т	L	L	L	L	L	Х	Latched Write Cycle Latched Data-In	ICC	High–Z

NOTE: True (T) is E = 1 and $\overline{E} = 0$. E, \overline{E} , and Addresses satisfy the specified setup and hold times for the falling edge of LE. Data–in satisfies the specified setup and hold times for falling edge of DL.

ABSOLUTE MAXIMUM RATINGS (Voltages Referenced to V_{SS} = V_{SSQ} = 0 V)

		00 000	,
Rating	Symbol	Value	Unit
Power Supply Voltage	Vcc	– 0.5 to + 7.0	V
Voltage Relative to VSS/VSSQ for Any Pin Except VCC and VCCQ	V _{in} , V _{out}	– 0.5 to V _{CC} + 0.5	V
Output Current (per I/O)	l _{out}	± 20	mA
Power Dissipation	PD	2.0	W
Temperature Under Bias	T _{bias}	– 10 to + 85	°C
Operating Temperature	TA	0 to +70	°C
Storage Temperature	T _{stg}	– 55 to + 125	°C

NOTE: Permanent device damage may occur if ABSOLUTE MAXIMUM RATINGS are exceeded. Functional operation should be restricted to RECOMMENDED OPER-ATING CONDITIONS. Exposure to higher than recommended voltages for extended periods of time could affect device reliability. This device contains circuitry to protect the inputs against damage due to high static voltages or electric fields; however, it is advised that normal precautions be taken to avoid application of any voltage higher than maximum rated voltages to this high–impedance circuit.

This CMOS memory circuit has been designed to meet the dc and ac specifications shown in the tables, after thermal equilibrium has been established.

This device contains circuitry that will ensure the output devices are in High–Z at power up.

DC OPERATING CONDITIONS AND CHARACTERISTICS

(V_{CC} = V_{CCQ} = 5.0 V \pm 10%, T_A = 0 to + 70°C, Unless Otherwise Noted)

Parameter	Symbol	Min	Тур	Мах	Unit
Supply Voltage (Operating Voltage Range)	VCC	4.5	5.0	5.5	V
Output Buffer Supply Voltage (5.0 V TTL Compatible) (3.3 V 50 Ω Compatible)	VCCQ	4.5 3.0	5.0 3.3	5.5 3.6	V
Input High Voltage	VIH	2.2	_	V _{CC} + 0.3	V
Input Low Voltage	VIL	- 0.5*	_	0.8	V

RECOMMENDED OPERATING CONDITIONS (Voltages referenced to V_{SS} = V_{SSQ} = 0 V)

* V_{IL} (min) = – 3.0 V ac (pulse width \leq 20 ns)

DC CHARACTERISTICS

Parameter	Symbol	Min	Тур	Max	Unit
Input Leakage Current (All Inputs, $V_{in} = 0$ to V_{CC})	l _{lkg(l)}	—	—	± 1.0	μA
Output Leakage Current ($\overline{G} = V_{IH}$)	I _{lkg(O)}	—	—	± 1.0	μA
AC Supply Current (I _{Out} = 0 mA, All Inputs = V _{IL} or V _{IH} , V _{IL} = 0.0 V and V _{IH} \geq 3.0 V, Cycle Time \geq t _{AVAV} min)	ICCA12 ICCA15 ICCA20 ICCA25		295 275 265 255	350 330 320 310	mA
Standby Current (E = V _{IL} , \overline{E} = V _{IH} , I _{OUt} = 0 mA, All Inputs = V _{IL} or V _{IH} , V _{IL} = 0 V and V _{IH} ≥ 3.0 V, Cycle Time ≥ t _{AVAV} min)	I _{SB}	—	40	50	mA
Output Low Voltage (I _{OL} = + 8.0 mA)	VOL	—	—	0.4	V
Output High Voltage (I _{OH} = - 4.0 mA)	VOH	2.4	—	_	V

 $\label{eq:capacitance} \textbf{CAPACITANCE} ~(f = 1.0 \text{ MHz}, \, dV = 3.0 \text{ V}, \, \text{T}_{A} = 25^{\circ}\text{C}, \, \text{Periodically Sampled Rather Than 100\% Tested})$

Parameter	Symbol	Тур	Мах	Unit
Input Capacitance (All Pins Except DQ0 – DQ15)	C _{in}	4	6	pF
Input/Output Capacitance (DQ0 – DQ15)	Cout	8	10	pF

AC TEST LOADS



Figure 1A



Figure 1B

AC OPERATING CONDITIONS AND CHARACTERISTICS

(V_{CC} = 5.0 V \pm 10%, V_{CCQ} = 3.3 V or 5.0 V \pm 10%, T_A = 0 to +70°C, Unless Otherwise Noted)

Input Timing Measurement Reference Level	1.5 V
Input Pulse Levels 0 to	3.0 V
Input Rise/Fall Time	. 3 ns

ASYNCHRONOUS READ CYCLE TIMING (See Notes 1, 2, 3, and 4)

		62995A-12		62995A-15		62995A-20		62995A-25			
Parameter	Symbol	Min	Max	Min	Max	Min	Max	Min	Max	Unit	Notes
Read Cycle Times	t _{AVAV}	15	—	15	—	20	_	25	_	ns	5
Access Times: Address Valid to Output Valid E, Ē "True" to Output Valid Output Enable Low to Output Valid	^t AVQV ^t ETQV ^t GLQV		12 12 5		15 15 6		20 20 8		25 25 10	ns	6
Output Hold from Address Change	^t AXQX	4	_	4	_	4	_	4	_	ns	
Output Buffer Control: E, \overline{E} "True" to Output Active \overline{G} Low to Output Active E, \overline{E} "False" to Output High–Z \overline{G} High to Output High–Z	^t ETQX ^t GLQX ^t EFQZ ^t GHQZ	2 2 2 2	 9 5	2 2 2 2	 9 6	2 2 2 2	 9 8	2 2 2 2	— — 10 10	ns	7
Power Up Time	^t ETICCA	0	—	0	—	0	—	0	-	ns	

NOTES:

1. LE and DL are equal to VIH for all asynchronous cycles.

2. Write Enable is equal to V_{IH} for all read cycles.

3. ET is defined by \overline{E} going low coincident with or after E goes high, or E going high coincident with or after \overline{E} goes low.

4. EF is defined by \overline{E} going high or E going low.

5. All read cycle timing is referenced from the last valid address to the first transitioning address.

6. Addresses valid prior to or coincident with \overline{E} going low or E going high.

7. Transition is measured ± 500 mV from steady-state voltage with output load of Figure 1B. This parameter is sampled and not 100% tested. At any given voltage and temperature, tEFQZ is less than tETQX and tGHQZ is less than tGLQX for a given device.

ASYNCHRONOUS READ CYCLES



ASYNCHRONOUS WRITE CYCLE TIMING (See Notes 1, 2, 3, 4, and 5)

		62995	5A–12	62995	5A–15	62995	5A–20	62995	5A–25		
Parameter	Symbol	Min	Max	Min	Max	Min	Max	Min	Max	Unit	Notes
Write Cycle Times	t _{AVAV}	15	—	15	—	20	—	25		ns	6
Setup Times: Address Valid to End of Write Address Valid to E, \overline{E} "False" Address Valid to \overline{W} Low Address Valid to \overline{W} Low Address Valid to \overline{W} High Data Valid to \overline{E} or \overline{E} "False" Byte Write Low to \overline{W} High Byte Write High to \overline{W} Low (Abort) Byte Write Low to E, \overline{E} "False"	^t AVWH ^t AVEF ^t AVWL ^t AVET ^t DVWH ^t DVEF ^t BWxLWH ^t BWxHWL ^t BWxLEF	10 10 0 5 5 4 0 4		13 13 0 6 6 6 0 6		15 15 0 8 8 8 0 8		20 20 0 10 10 10 0 10		ns	2
Hold Times: \overline{W} High to Address Invalid E, \overline{E} "False" to Address Invalid \overline{W} High to Data Invalid E, \overline{E} "False" to Data Invalid \overline{W} High to Byte Write Invalid E, \overline{E} "False" to Byte Write Invalid	^t WHAX ^t EFAX ^t WHDX ^t EFDX ^t WHBWxX ^t EFBWxX	0 0 0 2 2	 	0 0 0 2 2	 	0 0 0 2 2		0 0 0 2 2		ns	
Write Pulse Width: Write Pulse Width Write Pulse Width Enable to End of Write Enable to End of Write	^t WLWH ^t WLEF ^t ETWH ^t ETEF	12 12 12 12	 	13 13 13 13	 	15 15 15 15	 	20 20 20 20		ns	9 8 8, 9
Output Buffer Control: W High to Output Valid W High to Output Active W High to Output High–Z	^t WHQV ^t WHQX ^t WLQZ	12 5 0	 9	18 5 0	 9	20 5 0	 9	25 5 0	 10	ns	10 7, 10

NOTES:

1. LE and DL are equal to $V_{\mbox{\scriptsize IH}}$ for all asynchronous cycles.

2. A write occurs during the overlap of ET, W low and BWx low. An aborted write occurs when BWx remains at VIH while W is low.

3. Write must be equal to V_{IH} for all address transitions.

4. ET is defined by \overline{E} going low coincident with or after E goes high, or E going high coincident with or after \overline{E} goes low.

5. EF is defined by \overline{E} going high or E going low.

6. All write cycle timing is referenced from the last valid address to the first transitioning address.

7. If G goes low coincident with or after W goes low, the output will remain in a high impedance state.

8. If E and \overline{E} goes true coincident with or after \overline{W} goes low the output will remain in a high impedance state.

9. If E or \overline{E} goes false coincident with or before \overline{W} goes high the output will remain in a high impedance state.

10. Transition is measured ± 500 mV from steady–state voltage with output load of Figure 1B. This parameter is sampled and not 100% tested. At any given voltage and temperature, twLQZ is less than twHQX for a given device.

ASYCHRONOUS WRITE CYCLE



LATCHED READ CYCLE TIMING (See Notes 1, 2, 3, and 4)

		6299	5A-12	62995	5A–15	62995	5A-20	62995	5A-25		
Parameter	Symbol	Min	Max	Min	Max	Min	Max	Min	Max	Unit	Notes
Read Cycle Times	^t AVAV	15	-	15	—	20	—	25	—	ns	5
Access Times: Address Valid to Output Valid E, Ē "True" to Output Valid LE High to Output Valid Output Enable Low to Output Valid	^t AVQV ^t ETQV ^t LEHQV ^t GLQV	 	12 12 12 5	 	15 15 15 6	 	20 20 20 8		25 25 25 10	ns	5 6
Setup Times: Address Valid to LE Low E, Ē "Valid" to LE Low Address Valid to LE High E, Ē "Valid" to LE High	^t AVLEL ^t EVLEL ^t AVLEH ^t EVLEH	2 2 0 0	 	2 2 0 0		2 2 0 0	 	2 2 0 0	 	ns	6 6
Hold Times: LE Low to Address Invalid LE Low to E, Ē "Invalid"	^t LELAX ^t LELEX	3 3		3 3		3 3		3 3		ns	6
Output Hold: Address Invalid to Output Invalid LE High to Output Invalid	^t AXQX ^t LEHQX1	4 4	_	4 4	_	4 4	_	4 4	_	ns	
Latch Enable High Pulse Width	^t LEHLEL	5	—	5	—	5	—	5	_	ns	
Output Buffer Control: E, \overline{E} "True" to Output Active \overline{G} Low to Output Active LE High to Output Active E, \overline{E} "False" to Output High–Z LE High to Output High–Z \overline{G} High to Output High–Z	^t ETQX ^t GLQX ^t LEHQX2 ^t EFQZ ^t LEHQZ ^t LEHQZ ^t GHQZ	2 2 2 2 2 2 2	 9 5	2 2 2 2 2 2 2	 9 9 6	2 2 2 2 2 2 2	— — 10 10 8	2 2 2 2 2 2 2	— — 10 10 10	ns	7

NOTES:

1. Write Enable is equal to V_{IH} for all read cycles.

2. All read cycle timing is referenced from the last valid address to the first transitioning address.

3. ET is defined by E going low coincident with or after E goes high, or E going high coincident with or after E goes low.

4. EF is defined by \overline{E} going high or E going low.

5. Addresses valid prior to or coincident with $\overline{\mathsf{E}}$ going low and E going high

6. All latched inputs must meet the specified setup and hold times with stable logic levels for ALL falling edges of latch enable (LE) and data latch enable (DL).

7. Transition is measured \pm 500 mV from steady–state voltage with output load of Figure 1B. This parameter is sampled and not 100% tested. At any given voltage and temperature, t_{EFQZ} is less than t_{ETQX} and t_{LEHQZ} is less than t_{LEHQX2} and t_{GHQZ} is less than t_{GLQX} for a given device.

LATCHED READ CYCLES



LATCHED WRITE CYCLE TIMING (See Notes 1, 2, 3, and 4)

		62995	5A–12	62995	5A–15	62995	5A–20	62995	5A–25		
Parameter	Symbol	Min	Max	Min	Max	Min	Max	Min	Мах	Unit	Notes
Write Cycle Times: Address Valid to Address Valid LE High to LE High	^t AVAV ^t LEHLEH	15 15		15 15	_	20 20		25 25	_	ns	5
Setup Times: Address Valid to End of Write Address Valid to End of Write E, \overline{E} "Valid" to LE Low Address Valid to LE Low E, \overline{E} "Valid" to LE High Address Valid to LE High LE High to \overline{W} Low Address Valid to \overline{W} Low Address Valid to \overline{W} Low Address Valid to \overline{E} "True" Data Valid to DL Low Data Valid to DL Low Data Valid to \overline{W} High Data Valid to \overline{W} High DL High to \overline{W} High DL High to \overline{E} , \overline{E} "False" Byte Write Low to \overline{W} High Byte Write Low to \overline{W} Low (Abort)	tavwh tavef tevlel tavleh tevleh tavleh tlehwl tavet tavwl tavet tovef tolhwh tolhef tbwxlwh tbwxlef tbwxhwl	10 10 2 2 0 0 0 0 0 0 2 5 5 5 5 5 4 4 0		13 13 2 2 0 0 0 0 0 0 0 2 6 6 6 6 6 6 0		15 15 2 0 0 0 0 0 0 2 8 8 8 8 8 8 8 8 8 8 8 8		20 20 2 2 0 0 0 0 0 0 2 10 10 10 10 10 10 0 0		ns	
Hold Times: LE Low to E, \overline{E} "Invalid" LE Low to Address Invalid DL Low to Data Invalid \overline{W} High to Address Invalid E, \overline{E} "False" to Address Invalid \overline{W} High to Data Invalid E, \overline{E} "False" to Data Invalid \overline{W} High to DL High E, \overline{E} "False" to DL High \overline{W} High to Byte Write Invalid E, \overline{E} "False" to Byte Write Invalid \overline{W} High to LE High	[‡] LELEX [‡] LELAX [‡] DLLDX [‡] WHAX [‡] EFAX [‡] WHDX [‡] EFDX [‡] WHDLH [‡] EFDLH [‡] EFDLH [‡] EFBWxX [‡] WHLEH	3 3 2 0 0 0 0 0 0 2 2 0		3 2 0 0 0 0 0 0 2 2 0		3 2 0 0 0 0 0 0 2 2 0		3 2 0 0 0 0 0 0 2 2 0		ns	5
Write Pulse Width: LE High to W High Write Pulse Width Write Pulse Width Enable to End of Write Enable to End of Write	^t LEHWH ^t WLWH ^t WLEF ^t ETWH ^t ETEF	12 12 12 12 12 12	 	13 13 13 13 13 13		15 15 15 15 15 15	 	20 20 20 20 20		ns	6 9 8 8, 9
Latch Enable High Pulse Width	^t LEHLEL	5	—	5	—	5	—	5	—	ns	
Output Buffer Control: W High to Output Valid W High to Output Active W Low to Output High–Z	^t whqv ^t whqx ^t wlqz	12 5 0	 9	15 5 0	 9	20 5 0	 9	25 5 0	— — 10	ns	10 7, 10

NOTES:

1. A write occurs during the overlap of ET, \overline{W} low and \overline{BWx} low. An aborted write occurs when \overline{BWx} remians at V_{IH} while \overline{W} is low.

2. Write must be equal to V_{IH} for all address transitions.

3. ET is defined by E going low coincident with or after E goes high, or E going high coincident with or after E goes low.

4. EF is defined by \overline{E} going high or E going low.

5. All write cycle timing is referenced from the last valid address to the first transitioning address.

6. All latched inputs must meet the specified setup and hold times with stable logic levels for ALL falling edges of latch enable (LE) and data latch enable (DL).

7. If G goes low coincident with or after W goes low, the output will remain in a high impedance state

8. If E and \overline{E} goes true coincident with or after \overline{W} goes low the output will remain in a high impedance state.

9. If E or \overline{E} goes false coincident with or before \overline{W} goes high the output will remain in a high impedance state.

10. Transition is measured \pm 500 mV from steady–state voltage with output load of Figure 1B. This parameter is sampled and not 100% tested. At any given voltage and temperature, twLQZ is less than twHQX for a given device.

LATCHED WRITE CYCLES



Motorola reserves the right to make changes without further notice to any products herein. Motorola makes no warranty, representation or guarantee regarding the suitability of its products for any particular purpose, nor does Motorola assume any liability arising out of the application or use of any product or circuit, and specifically disclaims any and all liability, including without limitation consequential or incidental damages. "Typical" parameters can and do vary in different applications. All operating parameters, including "Typicals" must be validated for each customer application by customer's technical experts. Motorola does not convey any license under its patent rights nor the rights of others. Motorola products are not designed, intended, or authorized for use as components in systems intended for surgical implant into the body, or other applications intended to support or sustain life, or for any other application in which the failure of the Motorola product could create a situation where personal injury or death may occur. Should Buyer purchase or use Motorola products for any such unintended or unauthorized application, Buyer shall indemnify and hold Motorola and its officers, employees, subsidiaries, affiliates, and distributors harmless against all claims, costs, damages, and expenses, and reasonable attorney fees arising out of, directly or indirectly, any claim of personal injury or death with such unintended or unauthorized use, even if such claim alleges that Motorola was negligent regarding the design or manufacture of the part. Motorola and are registered trademarks of Motorola, Inc. is an Equal Opportunity/Affirmative Action Employee.







PACKAGE DIMENSIONS

FN PACKAGE 52-LEAD PLCC CASE 778-02



Literature Distribution Centers:

USA/EUROPE: Motorola Literature Distribution; P.O. Box 20912; Phoenix, Arizona 85036.

JAPAN: Nippon Motorola Ltd.; 4-32-1, Nishi-Gotanda, Shinagawa-ku, Tokyo 141, Japan.

ASIA PACIFIC: Motorola Semiconductors H.K. Ltd.; Silicon Harbour Center, No. 2 Dai King Street, Tai Po Industrial Estate, Tai Po, N.T., Hong Kong.

MCM62995A/D



♦ CODELINE TO BE PLACED HERE