

16K x 16 Bit Asynchronous/ Latched Address Fast Static RAM

The MCM62995A is a 262,144 bit latched address static random access memory organized as 16,384 words of 16 bits, fabricated using Motorola's high-performance silicon-gate CMOS technology. The device integrates a 16K x 16 SRAM core with advanced peripheral circuitry consisting of address and data input latches, active high and active low chip enables, separate upper and lower byte write strobes, and a fast output enable. This device has increased output drive capability supported by multiple power pins. In addition, the output levels can be either 3.3 V or 5 V TTL compatible by choice of the appropriate output bus power supply.

Address, data in, and chip enable latches are provided. When latch enable (LE for address and chip enables and DL for data in) is high, the address, data in, and chip enable latches are in the transparent state. If latch enable (LE, DL) is tied high, the device can be used as an asynchronous SRAM. When latch enable (LE, DL) is low, the address, data in and chip enable latches are in the latched state. This input latch simplifies read and write cycles by guaranteeing address and data-in hold time in a simple fashion.

Dual write strobes ($\overline{\text{BWL}}$ and $\overline{\text{BWH}}$) are provided to allow individually writeable bytes. $\overline{\text{BWL}}$ controls DQ0 – DQ7 (the lower bits), while $\overline{\text{BWH}}$ controls DQ8 – DQ15 (the upper bits).


Additional power supply pins have been utilized and placed on the package for maximum performance. In addition, the output buffer power pins are electrically isolated from the other two and supply power only to the output buffers. This allows connecting the output buffers to 3.3 V instead of 5.0 V if desired. If 3.3 V output levels are chosen, the output buffer impedance in the "high" state is approximately equal to the impedance in the "low" state thereby allowing simplified transmission line terminations.

The MCM62995A is available in a 52 pin plastic leaded chip carrier (PLCC).

This device is ideally suited for systems which require wide data bus widths, cache memory and tag RAMs. See Figure 2 for applications information.


- Single 5 V \pm 10% Power Supply
- Choice of 5 V or 3.3 V \pm 10% Power Supplies for Output Buffers
- Fast Access Times: 12/15/20/25 ns Max
- Byte Writeable via Dual Write Strokes with Abort Write Capability
- Separate Data Input Latch for Simplified Write Cycles
- Address and Chip Enable Input Latches
- Common Data Inputs and Data Outputs
- Output Enable Controlled Three-State Outputs
- High Output Drive Capability: 85 pF/Output at Rated Access Time
- High Board Density 52 Lead PLCC Package

MCM62995A



**FN PACKAGE
PLASTIC
CASE 778-02**

PIN ASSIGNMENT




PIN NAMES

A0 – A13	Address Inputs
LE	Latch Enable
DL	Data Latch Enable
$\overline{\text{W}}$	Write Enable
$\overline{\text{BWL}}$	Byte Write Strobe Low
$\overline{\text{BWH}}$	Byte Write Strobe High
E	Active High Chip Enable
$\overline{\text{E}}$	Active Low Chip Enable
$\overline{\text{G}}$	Output Enable
DQ0 – DQ15	Data Input/Output
VCC	+5 V Power Supply
VCCQ	Output Buffer Power Supply
VSSQ	Output Buffer Ground
VSS	Ground
NC	No Connect

All power supply and ground pins must be connected for proper operation of the device.
 $\text{VCC} \geq \text{VCCQ}$ at all times including power up.

BLOCK DIAGRAM



TRUTH TABLE

Es	\overline{W}	\overline{BWL}	\overline{BWH}	LE	DL	\overline{G}	Mode	Supply Current	I/O Status
F	X	X	X	X	X	X	Deselected Cycle	ISB	High-Z
T	H	X	X	H	X	H	Read Cycle	ICC	High-Z
T	H	X	X	H	X	L	Read Cycle	ICC	Data Out
T	H	X	X	L	X	L	Latched Read Cycle	ICC	Data Out
T	L	L	L	H	H	X	Write Cycle All Bits	ICC	High-Z
T	L	H	H	X	X	X	Aborted Write Cycle	ICC	High-Z
T	L	L	H	H	H	X	Write Cycle Lower 8 Bits	ICC	High-Z
T	L	H	L	H	L	X	Write Cycle Upper 8 Bits Latched Data-In	ICC	High-Z
T	L	L	L	L	L	X	Latched Write Cycle Latched Data-In	ICC	High-Z

NOTE: True (T) is E = 1 and \bar{E} = 0. E, \bar{E} , and Addresses satisfy the specified setup and hold times for the falling edge of LE. Data-in satisfies the specified setup and hold times for falling edge of DL.

ABSOLUTE MAXIMUM RATINGS (Voltages Referenced to $V_{SS} = V_{SS0} = 0\text{ V}$)

Rating	Symbol	Value	Unit
Power Supply Voltage	V_{CC}	-0.5 to $+7.0$	V
Voltage Relative to V_{SS}/V_{SSQ} for Any Pin Except V_{CC} and V_{CCQ}	V_{in}, V_{out}	-0.5 to $V_{CC} + 0.5$	V
Output Current (per I/O)	I_{out}	± 20	mA
Power Dissipation	P_D	2.0	W
Temperature Under Bias	T_{bias}	-10 to $+85$	$^{\circ}\text{C}$
Operating Temperature	T_A	0 to $+70$	$^{\circ}\text{C}$
Storage Temperature	T_{stg}	-55 to $+125$	$^{\circ}\text{C}$

NOTE: Permanent device damage may occur if ABSOLUTE MAXIMUM RATINGS are exceeded. Functional operation should be restricted to RECOMMENDED OPERATING CONDITIONS. Exposure to higher than recommended voltages for extended periods of time could affect device reliability.

This device contains circuitry to protect the inputs against damage due to high static voltages or electric fields; however, it is advised that normal precautions be taken to avoid application of any voltage higher than maximum rated voltages to this high-impedance circuit.

This CMOS memory circuit has been designed to meet the dc and ac specifications shown in the tables, after thermal equilibrium has been established.

This device contains circuitry that will ensure the output devices are in High-Z at power up.

DC OPERATING CONDITIONS AND CHARACTERISTICS

($V_{CC} = V_{CCQ} = 5.0 \text{ V} \pm 10\%$, $T_A = 0 \text{ to } +70^\circ\text{C}$, Unless Otherwise Noted)

RECOMMENDED OPERATING CONDITIONS (Voltages referenced to $V_{SS} = V_{SSQ} = 0 \text{ V}$)

Parameter	Symbol	Min	Typ	Max	Unit
Supply Voltage (Operating Voltage Range)	V_{CC}	4.5	5.0	5.5	V
Output Buffer Supply Voltage (5.0 V TTL Compatible) (3.3 V 50 Ω Compatible)	V_{CCQ}	4.5 3.0	5.0 3.3	5.5 3.6	V
Input High Voltage	V_{IH}	2.2	—	$V_{CC} + 0.3$	V
Input Low Voltage	V_{IL}	-0.5^*	—	0.8	V

* $V_{IL} \text{ (min)} = -3.0 \text{ V}$ ac (pulse width $\leq 20 \text{ ns}$)

DC CHARACTERISTICS

Parameter	Symbol	Min	Typ	Max	Unit
Input Leakage Current (All Inputs, $V_{in} = 0 \text{ to } V_{CC}$)	$I_{lkg(I)}$	—	—	± 1.0	μA
Output Leakage Current ($\bar{G} = V_{IH}$)	$I_{lkg(O)}$	—	—	± 1.0	μA
AC Supply Current ($I_{out} = 0 \text{ mA}$, All Inputs = V_{IL} or V_{IH} , $V_{IL} = 0.0 \text{ V}$ and $V_{IH} \geq 3.0 \text{ V}$, Cycle Time $\geq t_{AVAV} \text{ min}$)	I_{CCA12}	—	295	350	mA
	I_{CCA15}	—	275	330	
	I_{CCA20}	—	265	320	
	I_{CCA25}	—	255	310	
Standby Current ($E = V_{IL}$, $\bar{E} = V_{IH}$, $I_{out} = 0 \text{ mA}$, All Inputs = V_{IL} or V_{IH} , $V_{IL} = 0 \text{ V}$ and $V_{IH} \geq 3.0 \text{ V}$, Cycle Time $\geq t_{AVAV} \text{ min}$)	I_{SB}	—	40	50	mA
Output Low Voltage ($I_{OL} = +8.0 \text{ mA}$)	V_{OL}	—	—	0.4	V
Output High Voltage ($I_{OH} = -4.0 \text{ mA}$)	V_{OH}	2.4	—	—	V

CAPACITANCE ($f = 1.0 \text{ MHz}$, $dV = 3.0 \text{ V}$, $T_A = 25^\circ\text{C}$, Periodically Sampled Rather Than 100% Tested)

Parameter	Symbol	Typ	Max	Unit
Input Capacitance (All Pins Except DQ0 – DQ15)	C_{in}	4	6	pF
Input/Output Capacitance (DQ0 – DQ15)	C_{out}	8	10	pF

AC TEST LOADS




Figure 1A




Figure 1B

AC OPERATING CONDITIONS AND CHARACTERISTICS

($V_{CC} = 5.0 \text{ V} \pm 10\%$, $V_{CCQ} = 3.3 \text{ V}$ or $5.0 \text{ V} \pm 10\%$, $T_A = 0$ to $+70^\circ\text{C}$, Unless Otherwise Noted)

Input Timing Measurement Reference Level 1.5 V
Input Pulse Levels 0 to 3.0 V
Input Rise/Fall Time 3 ns

Output Timing Reference Level 1.5 V
Output Load See Figure 1 Unless Otherwise Noted


ASYNCHRONOUS READ CYCLE TIMING (See Notes 1, 2, 3, and 4)

Parameter	Symbol	62995A-12		62995A-15		62995A-20		62995A-25		Unit	Notes
		Min	Max	Min	Max	Min	Max	Min	Max		
Read Cycle Times	t_{AVAV}	15	—	15	—	20	—	25	—	ns	5
Access Times:										ns	6
Address Valid to Output Valid	t_{AVQV}	—	12	—	15	—	20	—	25		
\bar{E} , \bar{E} "True" to Output Valid	t_{ETQV}	—	12	—	15	—	20	—	25		
Output Enable Low to Output Valid	t_{GLQV}	—	5	—	6	—	8	—	10		
Output Hold from Address Change	t_{AXQX}	4	—	4	—	4	—	4	—	ns	
Output Buffer Control:										ns	7
\bar{E} , \bar{E} "True" to Output Active	t_{ETQX}	2	—	2	—	2	—	2	—		
\bar{G} Low to Output Active	t_{GLQX}	2	—	2	—	2	—	2	—		
\bar{E} , \bar{E} "False" to Output High-Z	t_{EFQZ}	2	9	2	9	2	9	2	10		
\bar{G} High to Output High-Z	t_{GHQZ}	2	5	2	6	2	8	2	10		
Power Up Time	t_{ETICCA}	0	—	0	—	0	—	0	—	ns	

NOTES:

1. LE and DL are equal to V_{IH} for all asynchronous cycles.
2. Write Enable is equal to V_{IH} for all read cycles.
3. ET is defined by \bar{E} going low coincident with or after E goes high, or E going high coincident with or after \bar{E} goes low.
4. EF is defined by \bar{E} going high or E going low.
5. All read cycle timing is referenced from the last valid address to the first transitioning address.
6. Addresses valid prior to or coincident with \bar{E} going low or E going high.
7. Transition is measured $\pm 500 \text{ mV}$ from steady-state voltage with output load of Figure 1B. This parameter is sampled and not 100% tested.
At any given voltage and temperature, t_{EFQZ} is less than t_{ETQX} and t_{GHQZ} is less than t_{GLQX} for a given device.

ASYNCHRONOUS READ CYCLES




ASYNCHRONOUS WRITE CYCLE TIMING (See Notes 1, 2, 3, 4, and 5)

Parameter	Symbol	62995A–12		62995A–15		62995A–20		62995A–25		Unit	Notes
		Min	Max	Min	Max	Min	Max	Min	Max		
Write Cycle Times	t _{AVAV}	15	—	15	—	20	—	25	—	ns	6
Setup Times:										ns	
Address Valid to End of Write	t _{AVWH}	10	—	13	—	15	—	20	—		
Address Valid to E, \bar{E} "False"	t _{AVEF}	10	—	13	—	15	—	20	—		
Address Valid to \bar{W} Low	t _{AVWL}	0	—	0	—	0	—	0	—		
Address Valid to E, \bar{E} "True"	t _{AVET}	0	—	0	—	0	—	0	—		
Data Valid to \bar{W} High	t _{DVWH}	5	—	6	—	8	—	10	—		
Data Valid to E or \bar{E} "False"	t _{DVEF}	5	—	6	—	8	—	10	—		
Byte Write Low to \bar{W} High	t _{BWxLWH}	4	—	6	—	8	—	10	—		
Byte Write High to \bar{W} Low (Abort)	t _{BWxHWL}	0	—	0	—	0	—	0	—		2
Byte Write Low to E, \bar{E} "False"	t _{BWxLEF}	4	—	6	—	8	—	10	—		
Hold Times:										ns	
\bar{W} High to Address Invalid	t _{WHAX}	0	—	0	—	0	—	0	—		
E, \bar{E} "False" to Address Invalid	t _{EFAX}	0	—	0	—	0	—	0	—		
\bar{W} High to Data Invalid	t _{WHDX}	0	—	0	—	0	—	0	—		
E, \bar{E} "False" to Data Invalid	t _{EFDX}	0	—	0	—	0	—	0	—		
\bar{W} High to Byte Write Invalid	t _{WHBWxX}	2	—	2	—	2	—	2	—		
E, \bar{E} "False" to Byte Write Invalid	t _{EFBWxX}	2	—	2	—	2	—	2	—		
Write Pulse Width:										ns	
Write Pulse Width	t _{WLWH}	12	—	13	—	15	—	20	—		
Write Pulse Width	t _{WLEF}	12	—	13	—	15	—	20	—		9
Enable to End of Write	t _{ETWH}	12	—	13	—	15	—	20	—		8
Enable to End of Write	t _{ETEF}	12	—	13	—	15	—	20	—		8, 9
Output Buffer Control:										ns	
\bar{W} High to Output Valid	t _{WHQV}	12	—	18	—	20	—	25	—		
\bar{W} High to Output Active	t _{WHQX}	5	—	5	—	5	—	5	—		10
\bar{W} High to Output High-Z	t _{WLQZ}	0	9	0	9	0	9	0	10		7, 10

NOTES:

1. LE and DL are equal to V_{IH} for all asynchronous cycles.
2. A write occurs during the overlap of ET, \bar{W} low and \bar{BWx} low. An aborted write occurs when \bar{BWx} remains at V_{IH} while \bar{W} is low.
3. Write must be equal to V_{IH} for all address transitions.
4. ET is defined by \bar{E} going low coincident with or after E goes high, or E going high coincident with or after \bar{E} goes low.
5. EF is defined by \bar{E} going high or E going low.
6. All write cycle timing is referenced from the last valid address to the first transitioning address.
7. If \bar{G} goes low coincident with or after \bar{W} goes low, the output will remain in a high impedance state.
8. If E and \bar{E} goes true coincident with or after \bar{W} goes low the output will remain in a high impedance state.
9. If E or \bar{E} goes false coincident with or before \bar{W} goes high the output will remain in a high impedance state.
10. Transition is measured \pm 500 mV from steady-state voltage with output load of Figure 1B. This parameter is sampled and not 100% tested.
At any given voltage and temperature, t_{WLQZ} is less than t_{WHQX} for a given device.

ASYNCHRONOUS WRITE CYCLE




LATCHED READ CYCLE TIMING (See Notes 1, 2, 3, and 4)

Parameter	Symbol	62995A-12		62995A-15		62995A-20		62995A-25		Unit	Notes
		Min	Max	Min	Max	Min	Max	Min	Max		
Read Cycle Times	t_{AVAV}	15	—	15	—	20	—	25	—	ns	5
Access Times:										ns	
Address Valid to Output Valid	t_{AVQV}	—	12	—	15	—	20	—	25		5
E, \bar{E} "True" to Output Valid	t_{ETQV}	—	12	—	15	—	20	—	25		6
LE High to Output Valid	t_{LEHQV}	—	12	—	15	—	20	—	25		
Output Enable Low to Output Valid	t_{GLQV}	—	5	—	6	—	8	—	10		
Setup Times:										ns	
Address Valid to LE Low	t_{AVLEL}	2	—	2	—	2	—	2	—		6
E, \bar{E} "Valid" to LE Low	t_{EVLEL}	2	—	2	—	2	—	2	—		6
Address Valid to LE High	t_{AVLEH}	0	—	0	—	0	—	0	—		
E, \bar{E} "Valid" to LE High	t_{EVLEH}	0	—	0	—	0	—	0	—		
Hold Times:										ns	6
LE Low to Address Invalid	t_{LELAX}	3	—	3	—	3	—	3	—		
LE Low to E, \bar{E} "Invalid"	t_{LELEX}	3	—	3	—	3	—	3	—		
Output Hold:										ns	
Address Invalid to Output Invalid	t_{AXQX}	4	—	4	—	4	—	4	—		
LE High to Output Invalid	t_{LEHQX1}	4	—	4	—	4	—	4	—		
Latch Enable High Pulse Width	t_{LEHLEL}	5	—	5	—	5	—	5	—	ns	
Output Buffer Control:										ns	7
E, \bar{E} "True" to Output Active	t_{ETQX}	2	—	2	—	2	—	2	—		
\bar{G} Low to Output Active	t_{GLQX}	2	—	2	—	2	—	2	—		
LE High to Output Active	t_{LEHQX2}	2	—	2	—	2	—	2	—		
E, \bar{E} "False" to Output High-Z	t_{EFQZ}	2	9	2	9	2	10	2	10		
LE High to Output High-Z	t_{LEHQZ}	2	9	2	9	2	10	2	10		
\bar{G} High to Output High-Z	t_{GHQZ}	2	5	2	6	2	8	2	10		

NOTES:

- Write Enable is equal to V_{IH} for all read cycles.
- All read cycle timing is referenced from the last valid address to the first transitioning address.
- ET is defined by \bar{E} going low coincident with or after E goes high, or E going high coincident with or after \bar{E} goes low.
- EF is defined by \bar{E} going high or E going low.
- Addresses valid prior to or coincident with \bar{E} going low and E going high
- All latched inputs must meet the specified setup and hold times with stable logic levels for ALL falling edges of latch enable (LE) and data latch enable (DL).
- Transition is measured ± 500 mV from steady-state voltage with output load of Figure 1B. This parameter is sampled and not 100% tested. At any given voltage and temperature, t_{EFQZ} is less than t_{ETQX} and t_{LEHQZ} is less than t_{LEHQX2} and t_{GHQZ} is less than t_{GLQX} for a given device.

LATCHED READ CYCLES




LATCHED WRITE CYCLE TIMING (See Notes 1, 2, 3, and 4)


Parameter	Symbol	62995A–12		62995A–15		62995A–20		62995A–25		Unit	Notes
		Min	Max	Min	Max	Min	Max	Min	Max		
Write Cycle Times:										ns	5
Address Valid to Address Valid	t _{AVAV}	15	—	15	—	20	—	25	—		
LE High to LE High	t _{LEHLEH}	15	—	15	—	20	—	25	—		
Setup Times:										ns	
Address Valid to End of Write	t _{AVWH}	10	—	13	—	15	—	20	—		
Address Valid to End of Write	t _{AVEF}	10	—	13	—	15	—	20	—		
E, \bar{E} "Valid" to LE Low	t _{EVLEL}	2	—	2	—	2	—	2	—		
Address Valid to LE Low	t _{AVLEL}	2	—	2	—	2	—	2	—		
E, \bar{E} "Valid" to LE High	t _{EVLEH}	0	—	0	—	0	—	0	—		
Address Valid to LE High	t _{AVLEH}	0	—	0	—	0	—	0	—		
LE High to \bar{W} Low	t _{LEHWL}	0	—	0	—	0	—	0	—		
Address Valid to \bar{W} Low	t _{AVWL}	0	—	0	—	0	—	0	—		
Address Valid to E, \bar{E} "True"	t _{AVET}	0	—	0	—	0	—	0	—		
Data Valid to DL Low	t _{DVDLL}	2	—	2	—	2	—	2	—		
Data Valid to \bar{W} High	t _{DVWH}	5	—	6	—	8	—	10	—		
Data Valid to E or \bar{E} "False"	t _{DVEF}	5	—	6	—	8	—	10	—		
DL High to \bar{W} High	t _{DLHWH}	5	—	6	—	8	—	10	—		
DL High to E, \bar{E} "False"	t _{DLHEF}	5	—	6	—	8	—	10	—		
Byte Write Low to \bar{W} High	t _{BWxLWH}	4	—	6	—	8	—	10	—		
Byte Write Low to E, \bar{E} "False"	t _{BWxLEF}	4	—	6	—	8	—	10	—		
Byte Write High to \bar{W} Low (Abort)	t _{BWxHWL}	0	—	0	—	0	—	0	—		
Hold Times:										ns	5
LE Low to E, \bar{E} "Invalid"	t _{LELEX}	3	—	3	—	3	—	3	—		5
LE Low to Address Invalid	t _{LELAX}	3	—	3	—	3	—	3	—		5
DL Low to Data Invalid	t _{DLLDX}	2	—	2	—	2	—	2	—		
\bar{W} High to Address Invalid	t _{WHAX}	0	—	0	—	0	—	0	—		
E, \bar{E} "False" to Address Invalid	t _{EFAX}	0	—	0	—	0	—	0	—		
\bar{W} High to Data Invalid	t _{WHDX}	0	—	0	—	0	—	0	—		
E, \bar{E} "False" to Data Invalid	t _{EFDX}	0	—	0	—	0	—	0	—		
\bar{W} High to DL High	t _{WHDLH}	0	—	0	—	0	—	0	—		
E, \bar{E} "False" to DL High	t _{EFDLH}	0	—	0	—	0	—	0	—		
\bar{W} High to Byte Write Invalid	t _{WHBWxX}	2	—	2	—	2	—	2	—		
E, \bar{E} "False" to Byte Write Invalid	t _{EFBWxX}	2	—	2	—	2	—	2	—		
\bar{W} High to LE High	t _{WHLEH}	0	—	0	—	0	—	0	—		
Write Pulse Width:										ns	6
LE High to \bar{W} High	t _{LEHWH}	12	—	13	—	15	—	20	—		
Write Pulse Width	t _{WLWH}	12	—	13	—	15	—	20	—		9
Write Pulse Width	t _{WLWF}	12	—	13	—	15	—	20	—		8
Enable to End of Write	t _{ETWH}	12	—	13	—	15	—	20	—		8, 9
Enable to End of Write	t _{ETEF}	12	—	13	—	15	—	20	—		
Latch Enable High Pulse Width	t _{LEHLEL}	5	—	5	—	5	—	5	—	ns	
Output Buffer Control:										ns	
\bar{W} High to Output Valid	t _{WHQV}	12	—	15	—	20	—	25	—		10
\bar{W} High to Output Active	t _{WHQX}	5	—	5	—	5	—	5	—		7, 10
\bar{W} Low to Output High-Z	t _{WLQZ}	0	9	0	9	0	9	0	10		

NOTES:

1. A write occurs during the overlap of ET, \bar{W} low and \bar{BWx} low. An aborted write occurs when \bar{BWx} remains at V_{IH} while \bar{W} is low.
2. Write must be equal to V_{IH} for all address transitions.
3. ET is defined by \bar{E} going low coincident with or after E goes high, or E going high coincident with or after \bar{E} goes low.
4. EF is defined by \bar{E} going high or E going low.
5. All write cycle timing is referenced from the last valid address to the first transitioning address.
6. All latched inputs must meet the specified setup and hold times with stable logic levels for ALL falling edges of latch enable (LE) and data latch enable (DL).
7. If \bar{G} goes low coincident with or after \bar{W} goes low, the output will remain in a high impedance state.
8. If E and \bar{E} goes true coincident with or after \bar{W} goes low the output will remain in a high impedance state.
9. If E or \bar{E} goes false coincident with or before \bar{W} goes high the output will remain in a high impedance state.
10. Transition is measured ± 500 mV from steady-state voltage with output load of Figure 1B. This parameter is sampled and not 100% tested. At any given voltage and temperature, t_{WLQZ} is less than t_{WHQX} for a given device.

LATCHED WRITE CYCLES



Motorola reserves the right to make changes without further notice to any products herein. Motorola makes no warranty, representation or guarantee regarding the suitability of its products for any particular purpose, nor does Motorola assume any liability arising out of the application or use of any product or circuit, and specifically disclaims any and all liability, including without limitation consequential or incidental damages. "Typical" parameters can and do vary in different applications. All operating parameters, including "Typicals" must be validated for each customer application by customer's technical experts. Motorola does not convey any license under its patent rights nor the rights of others. Motorola products are not designed, intended, or authorized for use as components in systems intended for surgical implant into the body, or other applications intended to support or sustain life, or for any other application in which the failure of the Motorola product could create a situation where personal injury or death may occur. Should Buyer purchase or use Motorola products for any such unintended or unauthorized application, Buyer shall indemnify and hold Motorola and its officers, employees, subsidiaries, affiliates, and distributors harmless against all claims, costs, damages, and expenses, and reasonable attorney fees arising out of, directly or indirectly, any claim of personal injury or death associated with such unintended or unauthorized use, even if such claim alleges that Motorola was negligent regarding the design or manufacture of the part. Motorola and  are registered trademarks of Motorola, Inc. Motorola, Inc. is an Equal Opportunity/Affirmative Action Employer.




Figure 2. R3000 Application Example with 128K Byte Segregated Instruction/Data Cache Using Eight Motorola MCM62995A Latched SRAMs


ORDERING INFORMATION (Order by Full Part Number)

	MCM	62995A	FN	XX	
Motorola Memory Prefix					Speed (12 = 12 ns, 15 = 15 ns, 20 = 20 ns, 25 = 25 ns)
Part Number					Package (FN = PLCC)

Full Part Numbers — MCM62995AFN12 MCM62995AFN15 MCM62995AFN20 MCM62995AFN25

PACKAGE DIMENSIONS

FN PACKAGE 52-LEAD PLCC CASE 778-02



NOTES:

1. DUE TO SPACE LIMITATION, CASE 778-02 SHALL BE REPRESENTED BY A GENERAL (SMALLER) CASE OUTLINE DRAWING RATHER THAN SHOWING ALL 52 LEADS.
2. DATUMS -L-, -M-, -N-, AND -P- DETERMINED WHERE TOP OF LEAD SHOULDER EXIT PLASTIC BODY AT MOLD PARTING LINE.
3. DIM G1, TRUE POSITION TO BE MEASURED AT DATUM -T-, SEATING PLANE.
4. DIM R AND U DO NOT INCLUDE MOLD PROTRUSION. ALLOWABLE MOLD PROTRUSION IS 0.25 (0.010) PER SIDE.
5. DIMENSIONING AND TOLERANCING PER ANSI Y14.5M, 1982.
6. CONTROLLING DIMENSION: INCH.

Literature Distribution Centers:

USA/EUROPE: Motorola Literature Distribution; P.O. Box 20912; Phoenix, Arizona 85036.

JAPAN: Nippon Motorola Ltd.; 4-32-1, Nishi-Gotanda, Shinagawa-ku, Tokyo 141, Japan.

ASIA PACIFIC: Motorola Semiconductors H.K. Ltd.; Silicon Harbour Center, No. 2 Dai King Street, Tai Po Industrial Estate, Tai Po, N.T., Hong Kong.



◇ CODELINE TO BE PLACED HERE

MCM62995A/D

