MCM62940B

32K x 9 Bit BurstRAM[™] Synchronous Static RAM With Burst Counter and Self–Timed Write

The MCM62940B is a 294,912 bit synchronous static random access memory designed to provide a burstable, high–performance, secondary cache for the MC68040 and PowerPC[™] microprocessors. It is organized as 32,768 words of 9 bits, fabricated using Motorola's high–performance silicon–gate CMOS technology. The device integrates input registers, a 2–bit counter, high speed SRAM, and high drive capability outputs onto a single monolithic circuit for reduced parts count implementation of cache data RAM applications. Synchronous design allows precise cycle control with the use of an external clock (K). CMOS circuitry reduces the overall power consumption of the integrated functions for greater reliability.

Addresses (A0 – A14), data inputs (DQ0 – DQ8), and all control signals, except output enable (\overline{G}), are clock (K) controlled through positive–edge–triggered noninverting registers.

Bursts can be initiated with either transfer start processor (TSP) or transfer start cache controller (TSC) input pins. Subsequent burst addresses are generated internally by the MCM62940B (burst sequence imitates that of the MC68040 and PowerPC) and controlled by the burst address advance (BAA) input pin. The following pages provide more detailed information on burst controls.

Write cycles are internally self–timed and are initiated by the rising edge of the clock (K) input. This feature eliminates complex off–chip write pulse generation and provides increased flexibility for incoming signals.

The MCM62940B is packaged in a 44–pin plastic–leaded chip carrier (PLCC). Multiple power and ground pins have been utilized to minimize effects induced by output noise. Separate power and ground pins have been employed for DQ0 – DQ8 to allow user–controlled output levels of 5 volts or 3.3 volts.

- Single 5 V \pm 10% Power Supply (\pm 5% for MCM62940BFN11)
- Choice of 5 V or 3.3 V \pm 10% Power Supplies for Output Level Compatibility
- Fast Access Times: 11/12/14/19 ns Max, Cycle Times: 15/20/20/25 ns Min
- Internal Input Registers (Address, Data, Control)
- Internally Self-Timed Write Cycle
- TSP, TSC, and BAA Burst Control Pins
- Asynchronous Output Enable Controlled Three–State Outputs
- Common Data Inputs and Data Outputs
- High Output Drive Capability: 85 pF per I/O
- High Board Density PLCC Package
- Fully TTL–Compatible
- · Active High and Low Chip Select Inputs for Easy Depth Expansion



PIN ASSIGNMENT



PIN NAMES
$\begin{array}{cccccccccccccccccccccccccccccccccccc$

All power supply and ground pins must be connected for proper operation of the device. $V_{CC} \ge V_{CCQ}$ at all times including power up.

BurstRAM is a trademark of Motorola, Inc. PowerPC is a trademark of IBM Corp.

REV 2 5/95





NOTE: All registers are positive–edge triggered. The TSC or TSP signals control the duration of the burst and the start of the next burst. When TSP is sampled low, any ongoing burst is interrupted and a read (independent of W and TSC) is performed using the new external address. When TSC is sampled low (and TSP is sampled high), any ongoing burst is interrupted and a read or write (dependent on W) is performed using the next external address. Chip selects (S0, S1) are sampled only when a new base address is loaded. After the first cycle of the burst, BAA controls subsequent burst cycles. When BAA is sampled low, the internal address is advanced prior to the operation. When BAA is sampled high, the internal address is not advanced, thus inserting a wait state into the burst sequence accesses. Upon completion of a burst, the address will wrap around to its initial state. See **BURST SEQUENCE GRAPH**.

BURST SEQUENCE GRAPH (See Note)



NOTE: The external two values for A1 and A0 provide the starting point for the burst sequence graph. The burst logic advances A1 and A0 as shown above.

SYNCHRONOUS TRUTH TABLE (See Notes 1, 2, 3, and 4)

S	TSP	TSC	BAA	W	к	Address	Operation
F	L	Х	Х	Х	L–H	N/A	Deselected
F	Х	L	Х	Х	L–H	N/A	Deselected
Т	L	Х	Х	Х	L–H	External Address	Read Cycle, Begin Burst
Т	Н	L	Х	L	L–H	External Address	Write Cycle, Begin Burst
Т	Н	L	Х	Н	L–H	External Address	Read Cycle, Begin Burst
Х	Н	н	L	L	L–H	Next Address	Write Cycle, Continue Burst
Х	н	н	L	н	L–H	Next Address	Read Cycle, Continue Burst
Х	Н	н	н	L	L–H	Current Address	Write Cycle, Suspend Burst
Х	н	н	н	н	L–H	Current Address	Read Cycle, Suspend Burst

NOTES:

1. X means Don't Care.

2. All inputs except G must meet setup and hold times for the low-to-high transition of clock (K).

3. S represents S0 and $\overline{S1}$. T implies S0 = H and $\overline{S1}$ = L; F implies S0 = L or $\overline{S1}$ = H.

4. Wait states are inserted by suspending burst.

ASYNCHRONOUS TRUTH TABLE (See Notes 1 and 2)

Operation	G	I/O Status
Read	L	Data Out (DQ0–DQ8)
Read	н	High–Z
Write	Х	High–Z — Data In (DQ0–DQ8)
Deselected	Х	High–Z

NOTES:

1. X means Don't Care.

2. For a write operation following a read operation, G must be high before the input data requird setup time and held high throughout the input data hold time.

ABSOLUTE MAXIMUM RATINGS (Voltages referenced to V_{SS} = 0)

Rating	Symbol	Value	Unit
Power Supply Voltage	VCC	– 0.5 to 7.0	V
Output Power Supply Voltage	VCCQ	– 0.5 to V _{CC}	V
Voltage Relative to VSS	V _{in} , V _{out}	– 0.5 to V _{CC} + 0.5	V
Output Current (per I/O)	l _{out}	± 20	mA
Power Dissipation	PD	1.0	W
Temperature Under Bias	T _{bias}	– 10 to + 85	°C
Operating Temperature	TA	0 to + 70	°C
Storage Temperature	T _{stg}	– 55 to + 125	°C

NOTE: Permanent device damage may occur if ABSOLUTE MAXIMUM RATINGS are exceeded. Functional operation should be restricted to RECOMMENDED OPER-ATING CONDITIONS. Exposure to higher than recommended voltages for extended periods of time could affect device reliability. This device contains circuitry to protect the inputs against damage due to high static voltages or electric fields; however, it is advised that normal precautions be taken to avoid application of any voltage higher than maximum rated voltages to this high–impedance circuit.

This CMOS memory circuit has been designed to meet the dc and ac specifications shown in the tables, after thermal equilibrium has been established.

DC OPERATING CONDITIONS AND CHARACTERISTICS

 $(V_{CC}, V_{CCQ} = 5.0 \text{ V} \pm 5\%, T_A = 0 \text{ to } + 70^{\circ}\text{C}, \text{ for device MCM62940B-11})$ $(V_{CC} = 5.0 \text{ V} \pm 10\%, V_{CCQ} = 5.0 \text{ V or } 3.3 \text{ V} \pm 10\%, T_A = 0 \text{ to } + 70^{\circ}\text{C}, \text{ for all other devices})$

RECOMMENDED OPERATING CONDITIONS (Voltages referenced to $V_{SS} = 0 V$)

Parameter	Symbol	Min	Тур	Max	Unit
Supply Voltage (Operating Voltage Range)	VCC	4.5	5.0	5.5	V
Output Buffer Supply Voltage (5.0 V TTL Compatible) (3.3 V 50 Ω Compatible)	VCCQ	4.5 3.0	5.0 3.3	5.5 3.6	V
Input High Voltage	VIH	2.2	—	V _{CC} + 0.3	V
Input Low Voltage	VIL	- 0.5*	_	0.8	V

* VIL (min) = -3.0 V ac (pulse width ≤ 20 ns)

DC CHARACTERISTICS

Parameter	Symbol	Min	Max	Unit
Input Leakage Current (All Inputs, $V_{in} = 0$ to V_{CC})	l _{lkg(l)}	-	± 1.0	μΑ
Output Leakage Current (\overline{G} , $\overline{S1} = V_{IH}$, $S0 = V_{IL}$, $V_{out} = 0$ to V_{CCQ})	l _{lkg(O)}	-	± 1.0	μΑ
AC Supply Current (\overline{G} , $\overline{S1}$ = V _{IL} , S0 = V _{IH} , All Inputs = V _{IL} = 0 V and V _{IH} \ge 3.0 V, I _{out} = 0 mA, Cycle Time \ge t _{KHKH} min)	ICCA	—	160	mA
Standby Current (S1 = V _{IH} , S0 = V _{IL} , All Inputs = V _{IL} and V _{IH} , Cycle Time \ge t _{KHKH} min)	I _{SB1}	—	50	mA
Output Low Voltage (I _{OL} = + 8.0 mA)	V _{OL}	-	0.4	V
Output High Voltage (I _{OH} = - 4.0 mA)	VOH	2.4	_	V

NOTE: Good decoupling of the local power supply should always be used. DC characteristics are guaranteed for all possible MC68040 and PowerPC bus cycles.

CAPACITANCE (f = 1.0 MHz, dV = 3.0 V, T_A = 25°C, Periodically Sampled Rather Than 100% Tested)

Characteristic	Symbol	Тур	Max	Unit
Input Capacitance (All Pins Except DQ0 – DQ8)	C _{in}	2	3	pF
Input/Output Capacitance (DQ0 – DQ8)	C _{I/O}	7	8	pF

AC OPERATING CONDITIONS AND CHARACTERISTICS

(V_{CC}, V_{CCQ} = 5.0 V ± 5%, T_A = 0 to + 70°C, for device MCM62940B–11) (V_{CC} = 5.0 V ± 10%, V_{CCQ} = 5.0 V or 3.3 V ± 10%, T_A = 0 to + 70°C, for all other devices)

Input Timing Measurement Reference Level 1	.5 V
Input Pulse Levels 0 to 3	.0 V
Input Rise/Fall Time	3 ns

READ/WRITE CYCLE TIMING (See Notes 1, 2, and 3)

		62940	2940B–11 62940B–12		62940	62940B–14)B–19			
Parameter	Symbol	Min	Max	Min	Max	Min	Max	Min	Max	Unit	Notes
Cycle Time	^t КНКН	15	—	20	—	20	_	25	-	ns	
Clock Access Time	^t KHQV	—	11	—	12	—	14	—	19	ns	4
Output Enable to Output Valid	^t GLQV	—	5	—	5	—	6	—	7	ns	
Clock High to Output Active	^t KHQX1	6	—	6	—	6	—	6	-	ns	
Clock High to Output Change	^t KHQX2	3	—	3	—	5	—	5	—	ns	
Output Enable to Output Active	^t GLQX	0		0		0	_	0	—	ns	
Output Disable to Q High-Z	^t GHQZ	—	6	—	6	—	6	—	7	ns	5
Clock High to Q High–Z	^t KHQZ	—	6	—	6	—	6	—	6	ns	5
Clock High Pulse Width	^t KHKL	5.5	—	7	—	8	-	9	-	ns	
Clock Low Pulse Width	^t KLKH	5.5	—	7	—	8	-	9	-	ns	
Setup Times: Address Address Status Data In Write Address Advance Chip Select	^t AVKH ^t TSVKH ^t DVKH ^t WVKH ^t BAVKH ^t S0VKH ^t S1VKH	2	_	2	_	3	_	3	_	ns	6
Hold Symbol Times: Address Address Status Data In Write Address Advance Chip Select	^t KHAX ^t KHTSX ^t KHDX ^t KHWX ^t KHBAX ^t KHS0X ^t KHS1X	2		2		2		2		ns	6

NOTES:

1. A read cycle is defined by W high or TSP low for the setup and hold times. A write cycle is defined by W low and TSP high for the setup and hold times.

- 2. All read and write cycle timings are referenced from K or \overline{G} .
- 3. \overline{G} is a don't care when \overline{W} is sampled low.
- 4. Maximum access times are guaranteed for all possible MC68040 and PowerPC external bus cycles.
- 5. Transition is measured ± 500 mV from steady–state voltage with load of Figure 1B. This parameter is sampled and not 100% tested. At any given voltage and temperature, t_{KHQZ} max is less than t_{KHQX1} min for a given device and from device to device.
- 6. This is a synchronous device. All addresses must meet the specified setup and hold times for *ALL* rising edges of clock (K) whenever TSP or TSC are low and the chip is selected. All other synchronous inputs must meet the specified setup and hold times for *ALL* rising edges of K when the chip is selected. Chip select must be true (S1 low and S0 high) at each rising edge of clock for the device (when TSP or TSC is low) to remain enabled. Timings for S1 and S0 are similar.











NOTE: Q(A2) represents the first output from the external address A2; Q(A2+1) represents the next output data in the burst sequence with A2 as the base address.

WRITE CYCLE



NOTE: $\overline{G} = V_{IH}$.

APPLICATION EXAMPLE



128K Byte Burstable, Secondary Cache Using Four MCM62940BFN19s with a 33 MHz MC68040

ORDERING INFORMATION (Order by Full Part Number)



PACKAGE DIMENSIONS

FN PACKAGE 44-LEAD PLCC CASE 777-02



Motorola reserves the right to make changes without further notice to any products herein. Motorola makes no warranty, representation or guarantee regarding the suitability of its products for any particular purpose, nor does Motorola assume any liability arising out of the application or use of any product or circuit, and specifically disclaims any and all liability, including without limitation consequential or incidental damages. "Typical" parameters can and do vary in different applications. All operating parameters, including "Typicals" must be validated for each customer application by customer's technical experts. Motorola does not convey any license under its patent rights nor the rights of others. Motorola products are not designed, intended, or authorized for use as components in systems intended for surgical implant into the body, or other applications intended to support or sustain life, or for any other application in which the failure of the Motorola product could create a situation where personal injury or death may occur. Should Buyer purchase or use Motorola products for any such unintended or unauthorized application, Buyer shall indemnify and hold Motorola and its officers, employees, subsidiaries, affiliates, and distributors harmless against all claims, costs, damages, and expenses, and reasonable attorney fees arising out of, directly or indirectly, any claim of personal injury or death associated with such unintended or unauthorized use, even if such claim alleges that Motorola was negligent regarding the design or manufacture of the part. Motorola and are registered trademarks of Motorola, Inc. Motorola, Inc. is an Equal Opportunity/Affirmative Action Employer.

Literature Distribution Centers: USA/EUROPE: Motorola Literature Distribution; P.O. Box 20912; Phoenix, Arizona 85036. JAPAN: Nippon Motorola Ltd.; 4–32–1, Nishi–Gotanda, Shinagawa–ku, Tokyo 141, Japan. ASIA PACIFIC: Motorola Semiconductors H.K. Ltd.; Silicon Harbour Center, No. 2 Dai King Street, Tai Po Industrial Estate, Tai Po, N.T., Hong Kong.



♦ CODELINE TO BE PLACED HERE

