512K x 8 Bit Static Random Access Memory

The MCM6246 is a 4,194,304 bit static random access memory organized as 524,288 words of 8 bits, fabricated using high–performance silicon–gate CMOS technology. Static design eliminates the need for external clocks or timing strobes, while CMOS circuitry reduces power consumption and provides for greater reliability.

The MCM6246 is equipped with chip enable (\overline{E}) and output enable (\overline{G}) pins, allowing for greater system flexibility and eliminating bus contention problems. Either input, when high, will force the outputs into high impedance.


The MCM6246 is available in a 400 mil, 36-lead surface-mount SOJ package.

- Single 5 V ± 10% Power Supply
- Fast Access Time: 20/25/35 ns
- Equal Address and Chip Enable Access Time
- All Inputs and Outputs are TTL Compatible
- Three–State Outputs
- Power Operation: 200/185/170 mA Maximum, Active AC

BLOCK DIAGRAM A13 A12 A11 A10 MEMORY MATRIX A9 ROW 1024 ROWS x **DECODER** Α8 4096 COLUMNS Α7 A6 Α5 A4 COLUMN I/O DQ0 INPUT **COLUMN DECODER** DATA CONTROL DQ7 A17 A16 A15 A14 À3 DQ0

MCM6246





PIN NAMES
$\begin{array}{cccc} A0-A18 & Address Inputs \\ \hline W & Write Enable \\ \hline G & Output Enable \\ \hline E & Chip Enable \\ DQ0-DQ7 & Data Input/Output \\ NC & No Connection \\ VCC & +5 V Power Supply \\ VSS & Ground \\ \end{array}$

REV 3 5/95



TRUTH TABLE (X = Don't Care)

E	G	W	Mode	I/O Pin	Cycle	Current
Н	Х	Х	Not Selected	High–Z		I _{SB1} , I _{SB2}
L	Н	Н	Output Disabled	High–Z		ICCA
L	L	Н	Read	D _{out}	Read	ICCA
L	Х	L	Write	High-Z	Write	ICCA

ABSOLUTE MAXIMUM RATINGS (See Note)

Rating	Symbol	Value	Unit
Power Supply Voltage Relative to VSS	Vcc	- 0.5 to + 7.0	V
Voltage Relative to VSS for Any Pin Except VCC	V _{in} , V _{out}	- 0.5 to V _{CC} + 0.5	V
Output Current (per I/O)	l _{out}	± 20	mA
Power Dissipation	PD	1.0	W
Temperature Under Bias	T _{bias}	- 10 to + 85	°C
Operating Temperature	TA	0 to + 70	°C
Storage Temperature — Plastic	T _{stg}	- 55 to + 150	°C

NOTE: Permanent device damage may occur if ABSOLUTE MAXIMUM RATINGS are exceeded. Functional operation should be restricted to RECOMMENDED OPER-ATING CONDITIONS. Exposure to higher than recommended voltages for extended periods of time could affect device reliability.

This device contains circuitry to protect the inputs against damage due to high static voltages or electric fields; however, it is advised that normal precautions be taken to avoid application of any voltage higher than maximum rated voltages to these high impedance circuits.

This CMOS memory circuit has been designed to meet the dc and ac specifications shown in the tables, after thermal equilibrium has been established. The circuit is in a test socket or mounted on a printed circuit board and transverse air flow of at least 500 linear feet per minute is maintained.

DC OPERATING CONDITIONS AND CHARACTERISTICS

(V_{CC} = 5.0 V \pm 10%, T_A = 0 to + 70°C, Unless Otherwise Noted)

RECOMMENDED OPERATING CONDITIONS

Parameter	Symbol	Min	Тур	Max	Unit
Supply Voltage (Operating Voltage Range)	Vcc	4.5	5.0	5.5	V
Input High Voltage	VIH	2.2	_	V _{CC} + 0.3**	V
Input Low Voltage	V _{IL}	- 0.5*	_	0.8	V

^{*} V_{IL} (min) = -0.5 V dc; V_{IL} (min) = -2.0 V ac (pulse width ≤ 2.0 ns).

DC CHARACTERISTICS

Parameter	Symbol	Min	Max	Unit
Input Leakage Current (All Inputs, V _{in} = 0 to V _{CC})	l _{lkg(l)}	-	± 1.0	μΑ
Output Leakage Current ($\overline{E} = V_{IH}$, $V_{Out} = 0$ to V_{CC})	l _{lkg(O)}	-	± 1.0	μΑ
Output Low Voltage (I _{OL} = + 8.0 mA)	VOL	_	0.4	V
Output High Voltage (I _{OH} = - 4.0 mA)	Vон	2.4	-	V

POWER SUPPLY CURRENTS

Paramete	Symbol	Min	Тур	Max	Unit	
AC Active Supply Current (I _{Out} = 0 mA, V _{CC} = max)	MCM6246–20: t_{AVAV} = 20 ns MCM6246–25: t_{AVAV} = 25 ns MCM6246–35: t_{AVAV} = 35 ns	^I CC	111	185 170 155	200 185 170	mA
AC Standby Current (V _{CC} = max, E = V _{IH} , No other restrictions on other inputs)	MCM6246–20: t_{AVAV} = 20 ns MCM6246–25: t_{AVAV} = 25 ns MCM6246–35: t_{AVAV} = 35 ns	I _{SB1}		55 45 35	60 50 40	mA
CMOS Standby Current ($\overline{E} \ge V_{CC} - 0.2 \text{ V}$, $V_{in} \le V_{SS} + 0.2 \text{ V}$ or $\ge V_{CC} - 0.2 \text{ V}$) ($V_{CC} = \text{max}$, $f = 0 \text{ MHz}$)		I _{SB2}	_	10	15	mA

MCM6246 MOTOROLA FAST SRAM

^{**} V_{IH} (max) = V_{CC} + 0.3 V_{CC} ; V_{IH} (max) = V_{CC} + 2.0 V_{CC} ac (pulse width \leq 2.0 ns).

CAPACITANCE (f = 1.0 MHz, dV = 3.0 V, T_A = 25°C, Periodically Sampled Rather Than 100% Tested)

	Symbol	Тур	Max	Unit	
Input Capacitance	All Inputs Except Clocks and DQs $\overline{E},\overline{G},\overline{W}$	C _{in} C _{ck}	4 5	6 8	pF
Input/Output Capacitance	DQ	C _{I/O}	5	8	pF

AC OPERATING CONDITIONS AND CHARACTERISTICS

(V_{CC} = $5.0 \text{ V} \pm 10\%$, T_A = $0 \text{ to} + 70^{\circ}\text{C}$, Unless Otherwise Noted)

Input Pulse Levels 0 to 3.0 V	Output Timing Measurement Reference Level 1.5 V
Input Rise/Fall Time	Output Load See Figure 1A
Input Timing Measurement Reference Level 1.5 V	

READ CYCLE TIMING (See Note 1)

		MCM6246-20		MCM6246-25		MCM6246-35			
Parameter	Symbol	Min	Max	Min	Max	Min	Max	Unit	Notes
Read Cycle Time	t _{AVAV}	20	_	25	_	35	_	ns	2, 3
Address Access Time	tAVQV	_	20	_	25	_	35	ns	
Enable Access Time	t _{ELQV}	_	20	_	25	_	35	ns	4
Output Enable Access Time	tGLQV	_	6	_	8	_	10	ns	
Output Hold from Address Change	tAXQX	5	_	5	_	5	_	ns	
Enable Low to Output Active	t _{ELQX}	5	_	5	_	5	_	ns	5, 6, 7
Output Enable Low to Output Active	t _{GLQX}	0	_	0	_	0	_	ns	5, 6, 7
Enable High to Output High–Z	t _{EHQZ}	0	9	0	10	0	12	ns	5, 6, 7
Output Enable High to Output High–Z	^t GHQZ	0	9	0	10	0	12	ns	5, 6, 7
Power Up Time	†ELICCH	0	_	0	_	0	_	ns	
Power Down Time	tEHICCL	l –	20	_	25	_	35	ns	

NOTES:

- 1. W is high for read cycle.
- 2. Product sensitivities to noise require proper grounding and decoupling of power supplies as well as minimization or elimination of bus contention conditions during read and write cycles.
- 3. All read cycle timings are referenced from the last valid address to the first transitioning address.
- 4. Addresses valid prior to or coincident with \overline{E} going low/ \overline{E} going high.
- 5. At any given voltage and temperature, t_{EHQZ} max < t_{ELQX} min, and t_{GHQZ} max < t_{GLQX} min, both for a given device and from device to device.
- 6. Transition is measured $\pm\,500$ mV from steady–state voltage with load of Figure 1B.
- 7. This parameter is sampled and not 100% tested.
- 8. Device is continuously selected ($\overline{E} \le V_{IL}$, $\overline{G} \le V_{IL}$).

AC TEST LOADS




Figure 1A


Figure 1B

TIMING LIMITS


The table of timing values shows either a minimum or a maximum limit for each parameter. Input requirements are specified from the external system point of view. Thus, address setup time is shown as a minimum since the system must supply at least that much time (even though most devices do not require it). On the other hand, responses from the memory are specified from the device point of view. Thus, the access time is shown as a maximum since the device never provides data later than that time.

MOTOROLA FAST SRAM MCM6246

READ CYCLE 1 (See Note 8)



READ CYCLE 2 (See Note)



NOTE: Addresses valid prior to or coincident with \overline{E} going low/ \overline{E} going high.

MCM6246 MOTOROLA FAST SRAM


WRITE CYCLE 1 (W Controlled, See Notes 1, 2, and 3)

		мсм6	MCM6246-20 N		MCM6246-25		MCM6246-35		
Parameter	Symbol	Min	Max	Min	Max	Min	Max	Unit	Notes
Write Cycle Time	tavav	20	_	25	_	35	_	ns	4
Address Setup Time	tAVWL	0	_	0	_	0	_	ns	
Address Valid to End of Write	t _{AVWH}	15	_	17	_	20	_	ns	
Write Pulse Width	tWLWH,	15	_	17		20	_	ns	
Data Valid to End of Write	tDVWH	10	_	10	_	15	_	ns	
Data Hold Time	tWHDX	0	_	0	_	0	_	ns	
Write Low to Data High–Z	tWLQZ	0	9	0	10	0	15	ns	5,6,7
Write High to Output Active	tWHQX	5	_	5		5	_	ns	5,6,7
Write Recovery Time	tWHAX	0	_	0		0	_	ns	

NOTES:

- 1. A write occurs during the overlap of \overline{E} low and \overline{W} low.
- 2. Product sensitivities to noise require proper grounding and decoupling of power supplies as well as minimization or elimination of bus contention conditions during read and write cycles.
- 3. If \overline{G} goes low coincident with or after \overline{W} goes low, the output will remain in a high-impedance state.
- 4. All write cycle timings are referenced from the last valid address to the first transitioning address.
- 5. Transition is measured $\pm\,500$ mV from steady–state voltage with load of Figure 1B.
- 6. This parameter is sampled and not 100% tested.
- 7. At any given voltage and temperature, tWLQZ max < tWHQX min both for a given device and from device to device.

WRITE CYCLE 1 (W Controlled, See Notes 1, 2, and 3)



MOTOROLA FAST SRAM MCM6246


WRITE CYCLE 2 (E Controlled, See Notes 1, 2, and 3)

		MCM6246-20 N		MCM6246-25		-25 MCM6246-35			
Parameter	Symbol	Min	Max	Min	Max	Min	Max	Unit	Notes
Write Cycle Time	tAVAV	20	_	25	_	35	_	ns	4
Address Setup Time	^t AVEL	0	_	0	_	0	_	ns	
Address Valid to End of Write	^t AVEH	15	_	17	_	20	_	ns	
Enable Pulse Width	^t ELEH, ^t ELWH	15	_	17		20	_	ns	5,6
Write Pulse Width	tWLEH	15	_	17	_	20	_	ns	
Data Valid to End of Write	tDVEH	10	_	10	_	15	_	ns	
Data Hold Time	tEHDX	0	_	0		0	_	ns	
Write Recovery Time	^t EHAX	0	_	0	_	0	_	ns	


NOTES:

- 1. A write occurs during the overlap of \overline{E} low and \overline{W} low.
- 2. Product sensitivities to noise require proper grounding and decoupling of power supplies as well as minimization or elimination of bus contention conditions during read and write cycles.
- 3. If \overline{G} goes low coincident with or after \overline{W} goes low, the output will remain in a high–impedance state.
- 4. All write cycle timing is referenced from the last valid address to the first transitioning address.
- 5. If \overline{E} goes low coincident with or after \overline{W} goes low, the output will remain in a high impedance condition.
- 6. If \overline{E} goes high coincident with or before \overline{W} goes high, the output will remain in a high impedance condition.

WRITE CYCLE 2 (E Controlled, See Notes 1, 2, and 3)



ORDERING INFORMATION (Order by Full Part Number)




Full Part Numbers — MCM6246WJ20 MCM6246WJ20R2 MCM6246WJ25 MCM6246WJ25R2 MCM6246WJ35R2

MCM6246 MOTOROLA FAST SRAM

PACKAGE DIMENSIONS

400 MIL SOJ CASE 893-01



Motorola reserves the right to make changes without further notice to any products herein. Motorola makes no warranty, representation or guarantee regarding the suitability of its products for any particular purpose, nor does Motorola assume any liability arising out of the application or use of any product or circuit, and specifically disclaims any and all liability, including without limitation consequential or incidental damages. "Typical" parameters can and do vary in different applications. All operating parameters, including "Typicals" must be validated for each customer application by customer's technical experts. Motorola does not convey any license under its patent rights nor the rights of others. Motorola products are not designed, intended, or authorized for use as components in systems intended for surgical implant into the body, or other applications intended to support or sustain life, or for any other application in which the failure of the Motorola product could create a situation where personal injury or death may occur. Should Buyer purchase or use Motorola products for any such unintended or unauthorized application, Buyer shall indemnify and hold Motorola and its officers, employees, subsidiaries, affiliates, and distributors harmless against all claims, costs, damages, and expenses, and reasonable attorney fees arising out of, directly or indirectly, any claim of personal injury or death associated with such unintended or unauthorized use, even if such claim alleges that Motorola was negligent regarding the design or manufacture of the part. Motorola and "a are registered trademarks of Motorola, Inc. Motorola, Inc. is an Equal Opportunity/Affirmative Action Employer.

MOTOROLA FAST SRAM MCM6246

Literature Distribution Centers:

USA/EUROPE: Motorola Literature Distribution; P.O. Box 20912; Phoenix, Arizona 85036.

JAPAN: Nippon Motorola Ltd.; 4–32–1, Nishi–Gotanda, Shinagawa–ku, Tokyo 141, Japan.

ASIA PACIFIC: Motorola Semiconductors H.K. Ltd.; Silicon Harbour Center, No. 2 Dai King Street, Tai Po Industrial Estate, Tai Po, N.T., Hong Kong.



