REV 2 5/95

# MCM6227B




The MCM6227B is a 1,048,576 bit static random–access memory organized as 1,048,576 words of 1 bit, fabricated using high–performance silicon–gate CMOS technology. Static design eliminates the need for external clocks or timing strobes while CMOS circuitry reduces power consumption and provides for greater reliability.


The MCM6227B is each equipped with a chip enable  $(\overline{E})$  pin. This feature provides reduced system power requirements without degrading access time performance.

The MCM6227B is available in 300 mil and 400 mil, 28–lead surface–mount SOJ packages.

- Single 5 V ± 10% Power Supply
- Fast Access Times: 15/17/20/25/35 ns
- Equal Address and Chip Enable Access Times
- Input and Output are TTL Compatible
- Three–State Output
- Low Power Operation: 115/110/105/100/95 mA Maximum, Active AC



# BLOCK DIAGRAM



PIN		MEN	т
PIN A0 [ A1 [ A2 [ A3 [ A4 [ A5 [ A6 [ A7 [ A8 [ A9 [ Q [ W [	1 ● 2 3 4 5 6 7 8 9 10 11 12 13	28        28        27        26        25        24        23        22        21        19        18        17        16	T VCC A19 A18 A17 A16 A15 A14 NC* A13 A12 A11 A10 D
vss [	14	15	Ē

$ \begin{array}{c} A0-A19 \ldots Address Inputs \\ \overline{W} \ldots Write Enable \\ \overline{E} \ldots Chip Enable \\ D \ldots Data Input \\ Q \ldots Data Output \\ NC \ldots No Connection \\ V_{CC} \ldots + 5 \ V \ Power \ Supply \\ V_{SS} \ldots Ground \\ \end{array} $

\*If not used for no connect, then do not exceed voltages of -0.5 to V<sub>CC</sub> + 0.5 V. This pin is used for manufacturing diagnostics.



#### TRUTH TABLE

Ē	W	Mode	Mode I/O Pin Cycle		Current
Н	Х	Not Selected	High–Z	_	I <sub>SB1</sub> , I <sub>SB2</sub>
L	Н	Read	D <sub>out</sub>	Read	ICCA
L	L	Write	High–Z	Write	ICCA

H = High, L = Low, X = Don't Care

#### ABSOLUTE MAXIMUM RATINGS (See Note)

	,		
Rating	Symbol	Value	Unit
Power Supply Voltage Relative to $V_{\ensuremath{SS}}$	VCC	– 0.5 to 7.0	V
Voltage Relative to VSS for Any Pin Except VCC	V <sub>in</sub> , V <sub>out</sub>	– 0.5 to V <sub>CC</sub> + 0.5	V
Output Current	l <sub>out</sub>	± 20	mA
Power Dissipation	PD	1.1	W
Temperature Under Bias	T <sub>bias</sub>	– 10 to + 85	°C
Operating Temperature	TA	0 to + 70	°C
Storage Temperature	T <sub>stg</sub>	– 55 to + 150	°C

This device contains circuitry to protect the inputs against damage due to high static voltages or electric fields; however, it is advised that normal precautions be taken to avoid application of any voltage higher than maximum rated voltages to these high–impedance circuits.

This CMOS memory circuit has been designed to meet the dc and ac specifications shown in the tables, after thermal equilibrium has been established. The circuit is in a test socket or mounted on a printed circuit board and transverse air flow of at least 500 linear feet per minute is maintained.

NOTE: Permanent device damage may occur if ABSOLUTE MAXIMUM RATINGS are exceeded. Functional operation should be restricted to RECOMMENDED OPER-ATING CONDITIONS. Exposure to higher than recommended voltages for extended periods of time could affect device reliability.

# DC OPERATING CONDITIONS AND CHARACTERISTICS

(V<sub>CC</sub> = 5.0 V  $\pm$  10%, T<sub>A</sub> = 0 to 70°C, Unless Otherwise Noted)

# **RECOMMENDED OPERATING CONDITIONS**

Parameter	Symbol	Min	Max	Unit
Supply Voltage (Operating Voltage Range)	Vcc	4.5	5.5	V
Input High Voltage	VIH	2.2	V <sub>CC</sub> +0.3**	V
Input Low Voltage	VIL	- 0.5*	0.8	V

\* VIL (min) = -0.5 V dc; VIL (min) = -2.0 V ac (pulse width  $\leq 20$  ns).

\*\* V<sub>IH</sub> (max) = V<sub>CC</sub> + 0.3 V dc; V<sub>IH</sub> (max) = V<sub>CC</sub> + 2 V ac (pulse width  $\leq$  20 ns).

#### DC CHARACTERISTICS AND SUPPLY CURRENTS

Parameter		Symbol	Min	Max	Unit
Input Leakage Current (All Inputs, $V_{in} = 0$ to $V_{CC}$ )		l <sub>lkg(l)</sub>	—	± 1	μΑ
Output Leakage Current ( $\overline{E} = V_{IH}$ , $V_{out} = 0$ to $V_{CC}$ )		l <sub>lkg(O)</sub>	_	± 1	μΑ
AC Active Supply Current ( $I_{out} = 0 \text{ mA}, V_{CC} = \text{max}$ )	$\label{eq:mcM6227B-15: t_{AVAV} = 15 ns} \\ MCM6227B-17: t_{AVAV} = 17 ns \\ MCM6227B-20: t_{AVAV} = 20 ns \\ MCM6227B-25: t_{AVAV} = 25 ns \\ MCM6227B-35: t_{AVAV} = 35 ns \\ \end{array}$	ICCA		115 110 105 100 95	mA
AC Standby Current (V <sub>CC</sub> = max, $\overline{E} = V_{IH}$ , f $\leq$ f <sub>max</sub> )	MCM6227B–15: t <sub>AVAV</sub> = 15 ns MCM6227B–17: t <sub>AVAV</sub> = 17 ns MCM6227B–20: t <sub>AVAV</sub> = 20 ns MCM6227B–25: t <sub>AVAV</sub> = 25 ns MCM6227B–35: t <sub>AVAV</sub> = 35 ns	I <sub>SB1</sub>		40 35 30 25 20	mA
$\begin{array}{l} CMOS \mbox{ Standby Current} (\overline{E} \geq V_{CC} - 0.2 \mbox{ V}, V_{in} \leq \mbox{ V}_{SS} + 0.2 \mbox{ V}, V_{CC} - 0.2 \mbox{ V}, V_{CC} = max, f = 0 \mbox{ MHz} \end{array}$	0.2 V	I <sub>SB2</sub>	_	5	mA
Output Low Voltage (I <sub>OL</sub> = + 8.0 mA)		VOL	_	0.4	V
Output High Voltage (I <sub>OH</sub> = - 4.0 mA)		VOH	2.4	—	V

#### CAPACITANCE (f = 1.0 MHz, dV = 3.0 V, T<sub>A</sub> = 25°C, Periodically Sampled Rather Than 100% Tested)

	Characteristic	Symbol	Тур	Мах	Unit
Input Capacitance	All Inputs Except Clocks and D, Q $$\overline{\rm E}$$ and $\overline{\rm W}$	C <sub>in</sub>	4 5	6 8	pF
Input and Output Capacitance	D, Q	C <sub>in</sub> , C <sub>out</sub>	5	8	pF

## AC OPERATING CONDITIONS AND CHARACTERISTICS

(V<sub>CC</sub> = 5.0 V  $\pm$  10%, T<sub>A</sub> = 0 to + 70°C, Unless Otherwise Noted)

Input Pulse Levels0 to 3.0 VInput Rise/Fall Time2 nsInput Timing Measurement Reference Level1.5 V

#### READ CYCLE TIMING (See Notes 1 and 2)

		6227	B–15	6227	B–17	6227	B–20	6227	B–25	6227	B–35		
Parameter	Symbol	Min	Max	Unit	Notes								
Read Cycle Time	tAVAV	15		17	—	20	—	25	—	35	—	ns	2, 3
Address Access Time	<sup>t</sup> AVQV	—	15	—	17	—	20	-	25		35	ns	
Enable Access Time	<sup>t</sup> ELQV	—	15	—	17	—	20	_	25	_	35	ns	4
Output Hold from Address Change	<sup>t</sup> AXQX	5	-	5	_	5	_	5	_	5	_	ns	
Enable Low to Output Active	<sup>t</sup> ELQX	5	_	5	_	5	_	5	_	5	_	ns	5, 6, 7
Enable High to Output High–Z	<sup>t</sup> EHQZ	0	6	0	7	0	7	0	8	0	8	ns	5, 6, 7

NOTES:

1.  $\overline{W}$  is high for read cycle.

2. Product sensitivities to noise require proper grounding and decoupling of power supplies as well as minimization or elimination of bus contention conditions during read and write cycles.

3. All timings are referenced from the last valid address to the first transitioning address.

4. Addresses valid prior to or coincident with  $\overline{\mathsf{E}}$  going low.


5. At any given voltage and temperature, tEHQZ max is less than tELQX min, both for a given device and from device to device.

6. Transition is measured  $\pm$  500 mV from steady-state voltage with load of Figure 1B.

7. This parameter is sampled and not 100% tested.


8. Device is continuously selected ( $\overline{E} \leq V_{IL}$ ).

# AC TEST LOADS




#### TIMING LIMITS

The table of timing values shows either a minimum or a maximum limit for each parameter. Input requirements are specified from the external system point of view. Thus, address setup time is shown as a minimum since the system must supply at least that much time (even though most devices do not require it). On the other hand, responses from the memory are specified from the device point of view. Thus, the access time is shown as a maximum since the device never provides data later than that time.







#### WRITE CYCLE 1 (W Controlled, See Notes 1 and 2)

		6227	B–15	6227	B–17	6227	B–20	6227	B–25	6227	B–35		
Parameter	Symbol	Min	Max	Unit	Notes								
Write Cycle Time	t <sub>AVAV</sub>	15	—	17	—	20		25	—	35	—	ns	3
Address Setup Time	<sup>t</sup> AVWL	0	—	0	—	0	—	0	—	0	—	ns	
Address Valid to End of Write	<sup>t</sup> AVWH	12	_	14	_	15	_	17	_	20	_	ns	
Write Pulse Width	<sup>t</sup> WLWH, <sup>t</sup> WLEH	12	_	14	_	15	_	17	_	20	_	ns	
Data Valid to End of Write	<sup>t</sup> DVWH	7	—	8	—	8	—	10	—	11	—	ns	
Data Hold TIme	<sup>t</sup> WHDX	0	—	0	—	0	—	0	—	0	—	ns	
Write Low to Data High–Z	tWLQZ	0	6	0	7	0	7	0	8	0	8	ns	4, 5, 6
Write High to Output Active	<sup>t</sup> WHQX	5	—	5	—	5	—	5	—	5	-	ns	4, 5, 6
Write Recovery Time	tWHAX	0	—	0	—	0	—	0	—	0	-	ns	

NOTES:

1. A write occurs during the overlap of  $\overline{\mathsf{E}}$  low and  $\overline{\mathsf{W}}$  low.

2. Product sensitivities to noise require proper grounding and decoupling of power supplies as well as minimization or elimination of bus contention conditions during read and write cycles.


3. All timings are referenced from the last valid address to the first transitioning address.

4. Transition is measured  $\pm$  500 mV from steady–state voltage with load of Figure 1B.

5. This parameter is sampled and not 100% tested.

6. At any given voltage and temperature, t<sub>WLQZ</sub> max is less than t<sub>WHQX</sub> min both for a given device and from device to device.

WRITE CYCLE 1 (W Controlled See Notes 1 and 2)



#### WRITE CYCLE 2 (E Controlled, See Notes 1 and 2)

		6227	B–15	6227	B–17	6227	B–20	6227	B–25	6227	B–35		
Parameter	Symbol	Min	Max	Unit	Notes								
Write Cycle Time	tAVAV	15	—	17	—	20	—	25	—	35	—	ns	3
Address Setup Time	<sup>t</sup> AVEL	0	—	0	—	0	—	0	—	0	—	ns	
Address Valid to End of Write	<sup>t</sup> AVEH	12	_	14	-	15	_	17	_	20	_	ns	
Enable to End of Write	<sup>t</sup> ELEH, <sup>t</sup> ELWH	10	_	11	_	12	_	15	_	20	_	ns	4, 5
Write Pulse Width	tWLEH	12	—	14	—	15	—	17	—	20	—	ns	
Data Valid to End of Write	<sup>t</sup> DVEH	7	—	8	-	8	_	10	_	11	_	ns	
Data Hold Time	<sup>t</sup> EHDX	0	—	0	—	0	—	0	—	0	—	ns	
Write Recovery Time	<sup>t</sup> EHAX	0	—	0	-	0	—	0	—	0	—	ns	

NOTES:


1. A write occurs during the overlap of  $\overline{E}$  low and  $\overline{W}$  low.

2. Product sensitivities to noise require proper grounding and decoupling of power supplies as well as minimization or elimination of bus contention conditions during read and write cycles.

3. All timings are referenced from the last valid address to the first transitioning address.


4. If  $\overline{E}$  goes low coincident with or after  $\overline{W}$  goes low, the output will remain in a high–impedance state.

5. If  $\overline{E}$  goes high coincident with or before  $\overline{W}$  goes high, the output will remain in a high-impedance state.




#### WRITE CYCLE 2 (E Controlled See Notes 1 and 2)

ORDERING INFORMATION (Order by Full Part Number)



#### PACKAGE DIMENSIONS

28 LEAD 400 MIL SOJ CASE 810-03




#### NOTES:

- 1. DIMENSIONING AND TOLERANCING PER ANSI Y14.5M, 1982.
- DIMENSION A & B DO NOT INCLUDE MOLD 2. PROTRUSION. MOLD PROTRUSION SHALL NOT EXCEED 0.15 (0.006) PER SIDE. CONTROLLING DIMENSION: INCH
- 3 4. DIM R TO BE DETERMINED AT DATUM -T-

	MILLIM	ETERS	INC	HES		
DIM	MIN	MAX	MIN	MAX		
A	18.29	18.54	0.720	0.730		
B	10.04	10.28	0.395	0.405		
C	3.26	3.75	0.128	0.148		
D	0.39	0.50	0.015	0.020		
E	2.24	2.48	0.088	0.098		
F	0.67	0.81	0.026	0.032		
G	1.27	BSC	0.050 BSC			
н	-	0.50	-	0.020		
K	0.89	1.14	0.035	0.045		
L	0.64	BSC	0.025	BSC		
M	0°	5°	0°	5°		
N	0.76	1.14	0.030	0.045		
Р	11.05	11.30	0.435	0.445		
R	9.15	9.65	0.360	0.380		
S	0.77	1.01	0.030	0.040		

**28 LEAD** 300 MIL SOJ CASE 810B-03



NOTES

- DIMENSIONING AND TOLERANCING PER ANSI Y14.5M, 1982.
- DIMENSION A & B DO NOT INCLUDE MOLD PROTRUSION. MOLD PROTRUSION SHALL NOT EXCEED 0.15 (0.006) PER SIDE. 3. CONTROLLING DIMENSION: INCH.
- DIM R TO BE DETERMINED AT DATUM -T-.
  810B-01 AND -02 OBSOLETE, NEW STANDARD 810B-03.

	MILLIM	ETERS	INCHES				
DIM	MIN	MAX	MIN	MAX			
Α	18.29	18.54	0.720	0.730			
В	7.50	7.74	0.295	0.305			
С	3.26	3.75	0.128	0.148			
D	0.39	0.50	0.015	0.020			
Е	2.24	2.24 2.48 0.088		0.098			
F	0.67	0.81	0.026	0.032			
G	1.27	BSC	0.050 BSC				
Н	_	0.50	_	0.020			
K	0.89	1.14	0.035	0.045			
L	0.64	BSC	0.025	BSC			
М	0°	10°	0°	10°			
N	0.76	1.14	0.030	0.045			
Р	8.38	8.64	0.330	0.340			
R	6.60	6.86	0.260	0.270			
S	0.77	1.01	0.030	0.040			

Motorola reserves the right to make changes without further notice to any products herein. Motorola makes no warranty, representation or guarantee regarding the suitability of its products for any particular purpose, nor does Motorola assume any liability arising out of the application or use of any product or circuit, and specifically disclaims any and all liability, including without limitation consequential or incidental damages. "Typical" parameters can and do vary in different applications. All operating parameters, including "Typicals" must be validated for each customer application by customer's technical experts. Motorola does not convey any license under its patent rights nor the rights of others. Motorola products are not designed, intended, or authorized for use as components in systems intended for surgical implant into the body, or other applications intended to support or sustain life, or for any other application in which the failure of the Motorola product could create a situation where personal injury or death may occur. Should Buyer so ruse Motorola products for any such unintended or unauthorized application, Buyer shall indemnify and hold Motorola and its officers, employees, subsidiaries, affiliates, and distributors harmless against all claims, costs, damages, and expenses, and reasonable attorney fees arising out of, directly or indirectly, any claim of personal injury or death associated with such unintended or unauthorized use, even if such claim alleges that Motorola was negligent regarding the design or manufacture of the part. Motorola and 🕛 are registered trademarks of Motorola, Inc. Motorola, Inc. is an Equal Opportunity/Affirmative Action Employer.

Literature Distribution Centers: USA/EUROPE: Motorola Literature Distribution; P.O. Box 20912; Phoenix, Arizona 85036. JAPAN: Nippon Motorola Ltd.; 4–32–1, Nishi–Gotanda, Shinagawa–ku, Tokyo 141, Japan. ASIA PACIFIC: Motorola Semiconductors H.K. Ltd.; Silicon Harbour Center, No. 2 Dai King Street, Tai Po Industrial Estate, Tai Po, N.T., Hong Kong.



♦ CODELINE TO BE PLACED HERE

