## MCM32A32 MCM32A64

# 128KB and 256KB Secondary Cache Fast Static RAM Modules

### With Tag for 486 Processor Based Systems

The MCM32A32 and MCM32A64 are two products in Motorola's asynchronous secondary cache module family for the 486 processor. The modules are configured with 32–bit data, 8–bit tag, and an altered bit for writeback caches. The family supports all cache sizes of the 486 processor. They are offered in 33 and 50 MHz versions.

The 32A32 is a 128KB single bank cache of 32K x 32. The tag is 8K x 8, and the altered bit is 8K x 1.

The 32A64 is a 256KB double bank cache of 64K  $\times$  32. The tag is 16K  $\times$  8 and the altered bit is 16K  $\times$  1. The cache family is designed to interface with popular 486 chipsets with on–board cache controllers.

Cache upgrades are seamless, eliminating the need for motherboard jumpers.

PD0, 1, 2 are reserved for density identification:

MCM32A32: PD0 = gnd, PD1 = gnd, PD2 = open MCM32A64: PD0 = open, PD1 = open, PD2 = gnd

- 64 Position Dual Readout SIMM for Circuit Density
- Single 5 V ± 10% Power Supply
- All Inputs and Outputs are TTL Compatible
- Three State Outputs
- Fast Access Times/Cycle Times: 15 ns/50 MHz, 20 ns/33 MHz
- Cache Byte Write, Byte Chip Enable, Bank Output Enable
- Tag Write Enable, Altered Write Enable, Tag/Altered Chip Enable
- Decoupling Capacitors Are Used For Each Fast Static RAM
- High Quality Multi-Layer FR4 PWB With Separate Power and Ground Planes




#### PIN ASSIGNMENT 64 POSITION DUAL READOUT 128 PIN SIMM TOP VIEW


PIN NAMES
CA2 - CA19

1 2 3	65 66	PD1 V <sub>SS</sub>
4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26	68 69 70 71 72 73 74 75 76 77 78 79 80 81 82 83 84 85 86 87 88 89 90	DQ1 DQ3 VCC DQ5 DQ7 DQ9 DQ11 DQ13 DQ15 DQ17 DQ19 DQ21 VSS DQ23 DQ25 VCC DQ27 DQ29 DQ31 NC NC VSS EB0 EB1
28 29 30 31 32	92 93 94 95 96	VCC EB2 EB3 GB WB0 WB1
33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 67 58 59 60 61 62 63 64	97 98 99 100 101 102 103 104 105 106 107 108 109 110 111 112 113 114 115 116 117 118 119 120 121 122 123 124 125 126 127 128	WB2 WB3 WA VCC NC NC CA3BA2 CA3B VSS CA5 CA7 CA9 CA11 CA13 CA15 CA17 CA19 VSS TA5 TA7 TA9 TA11 TA13 TA15 TA17 TA19 VSS TDQ1 TDQ3 TDQ3 TDQ7 VCC
	4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 44 45 46 46 47 48 49 49 40 40 40 40 40 40 40 40 40 40	4         68           5         69           6         70           7         71           8         72           9         73           10         74           11         75           12         76           13         77           14         78           15         79           16         80           17         81           18         82           19         83           20         84           21         85           22         86           23         87           24         88           25         89           26         90           27         91           28         92           29         93           30         94           31         95           32         96           33         97           34         98           35         99           36         100           37         101           38         1

#### 128KB BLOCK DIAGRAM



#### 256KB BLOCK DIAGRAM



#### **TRUTH TABLE** (X = Don't Care)

E	G	W	Mode	V <sub>CC</sub> Current	Output	Cycle
Н	Х	Х	Not Selected	I <sub>SB1</sub> , I <sub>SB2</sub>	High-Z	
L	н	Н	Output Disabled	ICCA	High–Z	_
L	L	Н	Read	ICCA	D <sub>out</sub>	Read Cycle
L	Х	L	Write	ICCA	High–Z	Write Cycle

NOTE:  $\overline{E} = \overline{Exx}$ ,  $\overline{ET}$ ;  $\overline{W} = \overline{Wxx}$ ,  $\overline{WT}$ ,  $\overline{WA}$ ;  $\overline{G} = \overline{GA}$ ,  $\overline{GB}$ 

#### **ABSOLUTE MAXIMUM RATINGS**

Rating	Symbol	Value	Unit
Power Supply Voltage	Vcc	- 0.5 to + 7.0	V
Voltage Relative to VSS For Any Pin Except VCC	V <sub>in</sub> , V <sub>out</sub>	- 0.5 to V <sub>CC</sub> + 0.5	V
Output Current	l <sub>out</sub>	± 20	mA
Power Dissipation	PD	11.0	W
Temperature Under Bias	T <sub>bias</sub>	- 10 to + 85	°C
Operating Temperature	T <sub>A</sub>	0 to + 70	°C
Storage Temperature — Plastic	T <sub>stg</sub>	- 55 to + 125	°C

NOTE: Permanent device damage may occur if ABSOLUTE MAXIMUM RATINGS are exceeded. Functional operation should be restricted to RECOMMENDED OPER-ATING CONDITIONS. Exposure to higher than recommended voltages for extended periods of time could affect device reliability.

This device contains circuitry to protect the inputs against damage due to high static voltages or electric fields; however, it is advised that normal precautions be taken to avoid application of any voltage higher than maximum rated voltages to this high–impedance circuit.

This CMOS memory circuit has been designed to meet the dc and ac specifications shown in the tables, after thermal equilibrium has been established. The circuit is in a test socket or mounted on a printed circuit board and transverse air flow of at least 500 linear feet per minute is maintained.

#### DC OPERATING CONDITIONS AND CHARACTERISTICS

 $(V_{CC} = 5.0 \text{ V} \pm 10\%, T_A = 0 \text{ to } 70^{\circ}\text{C}, \text{Unless Otherwise Noted})$ 

#### **RECOMMENDED OPERATING CONDITIONS**

Parameter	Symbol	Min	Тур	Max	Unit
Supply Voltage (Operating Voltage Range)	VCC	4.5	5.0	5.5	V
Input High Voltage	VIH	2.2	_	V <sub>CC</sub> + 0.3**	V
Input Low Voltage	VIL	- 0.5*	_	0.8	٧

<sup>\*</sup>  $V_{IL}$  (min) = -0.5 V dc;  $V_{IL}$  (min) = -2.0 V ac (pulse width  $\leq 20$  ns)

#### **DC CHARACTERISTICS**

Parameter	Symbol	Min	Max	Unit
Input Leakage Current (All Inputs, $V_{in} = 0$ to $V_{CC}$ )	l <sub>lkg(I)</sub>	1	±10	μΑ
Output Leakage Current ( $\overline{E} = V_{IH}$ or $\overline{G} = V_{IH}$ , $V_{Out} = 0$ to $V_{CC}$ )	I <sub>lkg(O)</sub>	_	± 10	μΑ
Output High Voltage (I <sub>OH</sub> = - 4.0 mA)	Voн	2.4	_	V
Output Low Voltage (I <sub>OL</sub> = 8.0 mA)	VOL		0.4	V

#### **POWER SUPPLY CURRENTS**

Parameter	Symbol	32A32 33 MHz	32A32 50 MHz	32A64 33 MHz	32A64 50 MHz	Unit
AC Active Supply Current (I <sub>out = 0 mA</sub> , V <sub>CC</sub> = Max, f = f <sub>max</sub> )	ICCA	840	920	1530	1680	mA
AC Standby Current ( $\overline{E} = V_{IH}$ , $V_{CC} = Max$ , $f = f_{max}$ )	I <sub>SB1</sub>	250	280	465	520	mA
CMOS Standby Current (V <sub>CC</sub> = Max, f = 0 MHz, $\overline{E} \ge$ V <sub>CC</sub> $-$ 0.2 V V <sub>in</sub> $\le$ V <sub>SS</sub> + 0.2 V, or $\ge$ V <sub>CC</sub> $-$ 0.2 V)	I <sub>SB2</sub>	110	110	190	190	mA

<sup>\*\*</sup>  $V_{IH}$  (max) =  $V_{CC}$  + 0.3 V dc;  $V_{IH}$  (max) =  $V_{CC}$  + 2.0 V ac (pulse width  $\leq$  20 ns)

#### **CAPACITANCE** (f = 1 MHz, dV = 3 V, T<sub>A</sub> = 25°C, Periodically sampled rather than 100% tested)

Characteristic	Symbol	Max	Unit
Cache Address Input Capacitance	C <sub>in</sub>	48	pF
Control Pin Input Capacitance $(\overline{E},\overline{W})$	C <sub>in</sub>	8	pF
I/O Capacitance	C <sub>I/O</sub>	8	pF
Tag Address Input Capacitance	C <sub>in</sub>	18	pF

#### **AC OPERATING CONDITIONS AND CHARACTERISTICS**

 $(V_{CC} = 5.0 \text{ V} \pm 10\%, T_A = 0 \text{ to} + 70^{\circ}\text{C}, \text{Unless Otherwise Noted})$ 

Input Timing Measurement Reference Level 1.5 V	Output Timing Measurement Reference Level 1.5 V
Input Pulse Levels 0 to 3.0 V	Output Load Figure 1A Unless Otherwise Noted
Input Rise/Fall Time	

#### READ CYCLE (See Notes 1 and 2)

		33 MHz		33 MHz		33 MHz		33 MHz 50 MHz			
Parameter	Symbol	Min	Max	Min	Max	Unit	Notes				
Read Cycle Time	<sup>t</sup> AVAV	15	_	20	_	ns	3				
Address Access Time	<sup>t</sup> AVQV	_	15	_	20	ns					
Tag Access Time	<sup>t</sup> AVTV	_	12	_	15	ns					
Enable Access Time	<sup>t</sup> ELQV	_	15	_	20	ns	4				
Output Enable Access Time	<sup>t</sup> GLQV	_	8	_	10	ns					
Output Hold from Address Change	<sup>t</sup> AXQX	4	_	4	_	ns	5,6,7				
Enable Low to Output Active	<sup>t</sup> ELQX	4	_	4	_	ns	5,6,7				
Enable High to Output High–Z	<sup>t</sup> EHQZ	0	8	0	9	ns	5,6,7				
Output Enable Low to Output Active	<sup>t</sup> GLQX	0	_	0	_	ns	5,6,7				
Output Enable High to Output High–Z	<sup>t</sup> GHQZ	0	7	0	8	ns	5,6,7				

#### NOTES:

- 1.  $\overline{W}$  is high for read cycle.
- 2.  $\overline{E} = \overline{Exx}$ ,  $\overline{ET}$ ;  $\overline{W} = \overline{Wxx}$ ,  $\overline{WT}$ ,  $\overline{WA}$ ;  $\overline{G} = \overline{GA}$ ,  $\overline{GB}$
- 3. All timings are referenced from the last valid address to the first transitioning address.
- 4. Addresses valid prior to or coincident with  $\overline{E}$  going low.
- 5. At any given voltage and temperature, tehoz (max) is less than telox (min), and tehoz (max) is less than telox (min), both for a given device and from device to device.
- 6. Transition is measured  $\pm 500$  mV from steady–state voltage with load of Figure 1B.
- 7. This parameter is sampled and not 100% tested.
- 8. Device is continuously selected ( $\overline{E} = V_{IL}$ ,  $\overline{G} = V_{IL}$ ).

#### **AC TEST LOADS**





Figure 1A Figure 1B


#### **TIMING LIMITS**

The table of timing values shows either a minimum or a maximum limit for each parameter. Input requirements are specified from the external system point of view. Thus, address setup time is shown as a minimum since the system must supply at least that much time (even though most devices do not require it). On the other hand, responses from the memory are specified from the device point of view. Thus, the access time is shown as a maximum since the device never provides data later than that time.

#### READ CYCLE 1 (See Note 7)



#### READ CYCLE 2 (See Note 3)




WRITE CYCLE 1 (W Controlled, See Notes 1, 2, and 3)

		50 MHz		33 1	ИHz		
Parameter	Symbol	Min	Max	Min	Max	Unit	Notes
Write Cycle Time	t <sub>AVAV</sub>	15	_	20	_	ns	4
Address Setup Time	t <sub>AVWL</sub>	0	_	0	_	ns	
Address Valid to End of Write	<sup>t</sup> AVWH	12	_	15	_	ns	
Write Pulse Width	tWLWH, tWLEH	10	_	15	_	ns	
Data Valid to End of Write	tDVWH	7	_	8	_	ns	
Data Hold Time	tWHDX	0	_	0	_	ns	
Write Low to Output High–Z	tWLQZ	0	7	0	8	ns	6,7,8
Write High to Output Active	tWHQX	0	_	0	_	ns	6,7,8
Write Recovery Time	tWHAX	0	_	0	_	ns	

#### NOTES:

- 1. A write occurs during the overlap of  $\overline{E}$  low and  $\overline{W}$  low.
- 2.  $\overline{E} = \overline{Exx}$ ,  $\overline{ET}$ ;  $\overline{W} = \overline{Wxx}$ ,  $\overline{WT}$ ,  $\overline{WA}$ ;  $\overline{G} = \overline{GA}$ ,  $\overline{GB}$
- 3. If  $\overline{G}$  goes low coincident with or after  $\overline{W}$  goes low, the output will remain in a high impedance state.
- 4. All timings are referenced from the last valid address to the first transitioning address.
- 5. If  $\overline{G} \ge V_{IH}$ , the output will remain in a high impedance state.
- 6. At any given voltage and temperature, t<sub>WLQZ</sub> (max) is less than t<sub>WHQX</sub> (min), both for a given device and from device to device.
  7. Transition is measured ±500 mV from steady–state voltage with load of Figure 1B.
- 8. This parameter is sampled and not 100% tested.

#### WRITE CYCLE 1 ( $\overline{W}$ Controlled, See Notes 1 and 2)




#### WRITE CYCLE 2 (E Controlled, See Notes 1 and 2)

		50 MHz		50 MHz 33 MHz			
Parameter	Symbol	Min	Max	Min	Max	Unit	Notes
Write Cycle Time	tAVAV	15	_	20	_	ns	
Address Setup Time	†AVEL	0	_	0	_	ns	
Address Valid to End of Write	<sup>t</sup> AVEH	12	_	15	_	ns	
Enable to End of Write	tELEH, tELWH	10	_	12	_	ns	4,5
Data Valid to End of Write	<sup>t</sup> DVEH	7	_	8	_	ns	
Data Hold Time	tEHDX	0		0		ns	
Write Recovery Time	<sup>t</sup> EHAX	0		0		ns	


#### NOTES:

- 1. A write occurs during the overlap of  $\overline{E}$  low and  $\overline{W}$  low.
- 2.  $\overline{E} = \overline{Exx}, \overline{ET}; \overline{W} = \overline{Wxx}, \overline{WT}, \overline{WA}; \overline{G} = \overline{GA}, \overline{GB}$
- 3. All timings are referenced from the last valid address to the first transitioning address.
- 4. If  $\overline{E}$  goes low coincident with or after  $\overline{W}$  goes low, the output will remain in a high impedance state.
- 5. If  $\overline{E}$  goes high coincident with or before  $\overline{W}$  goes high, the output will remain in a high impedance state.

#### WRITE CYCLE 2 (E Controlled, See Note 1)



# ORDERING INFORMATION (Order by Full Part Number)



Full Part Numbers — MCM32A32SG50 MCM32A32SG33 MCM32A64SG50 MCM32A64SG33

Motorola reserves the right to make changes without further notice to any products herein. Motorola makes no warranty, representation or guarantee regarding the suitability of its products for any particular purpose, nor does Motorola assume any liability arising out of the application or use of any product or circuit, and specifically disclaims any and all liability, including without limitation consequential or incidental damages. "Typical" parameters can and do vary in different applications. All operating parameters, including "Typicals" must be validated for each customer application by customer's technical experts. Motorola does not convey any license under its patent rights nor the rights of others. Motorola products are not designed, intended, or authorized for use as components in systems intended for surgical implant into the body, or other applications intended to support or sustain life, or for any other application in which the failure of the Motorola product could create a situation where personal injury or death may occur. Should Buyer purchase or use Motorola products for any such unintended or unauthorized application, Buyer shall indemnify and hold Motorola and its officers, employees, subsidiaries, affiliates, and distributors harmless against all claims, costs, damages, and expenses, and reasonable attorney fees arising out of, directly or indirectly, any claim of personal injury or death associated with such unintended or unauthorized use, even if such claim alleges that Motorola was negligent regarding the design or manufacture of the part. Motorola and "a are registered trademarks of Motorola, Inc. Motorola, Inc. is an Equal Opportunity/Affirmative Action Employer.

#### Literature Distribution Centers:

USA: Motorola Literature Distribution; P.O. Box 20912; Phoenix, Arizona 85036.

EUROPE: Motorola Ltd.; European Literature Centre; 88 Tanners Drive, Blakelands, Milton Keynes, MK14 5BP, England.

JAPAN: Nippon Motorola Ltd.; 4–32–1, Nishi–Gotanda, Shinagawa–ku, Tokyo 141, Japan.

ASIA PACIFIC: Motorola Semiconductors H.K. Ltd.; Silicon Harbour Center, No. 2 Dai King Street, Tai Po Industrial Estate, Tai Po, N.T., Hong Kong.



