Advance Information

512K x 32 Bit Fast Static RAM Module

The MCM32515 is a 16M bit static random access memory module organized as 524,288 words of 32 bits. The module is offered in a 72–lead single in–line memory module (SIMM). Four MCM6246 fast static RAMs, packaged in 36–lead SOJ packages are mounted on a printed circuit board along with eight decoupling capacitors.

The MCM6246 is a high-performance CMOS fast static RAM organized as 524,288 words of 8 bits, fabricated using high-performance silicon-gate CMOS technology. Static design eliminates the need for external clocks or timing strobes, while CMOS circuitry reduces power consumption and provides for greater reliability.

The MCM32515 is equipped with output enable (\overline{G}) and four separate byte enable $(\overline{E1} - \overline{E4})$ inputs, allowing for greater system flexibility. The \overline{G} input, when high, will force the outputs to high impedance. \overline{Ex} high will do the same for byte x.

- Single 5 V \pm 10% Power Supply
- Fast Access Times: 20/25 ns
- Three-State Outputs
- Fully TTL Compatible
- JEDEC Standard Pinout
- Power Requirement: 800/740 mA Maximum, Active AC
- · High Board Density SIMM Package
- Byte Operation: Four Separate Chip Enables, One for Each Byte
- High Quality Six-Layer FR4 PWB with Separate Internal Power and Ground Planes
- Incorporates Motorola's State-of-the-Art Fast Static RAMs

PIN NAMES
A0 – A18 Address Inputs
W Write Enable
G Output Enable
E1 – E4 Byte Enables
DQ0 – DQ31 Data Input/Output
V _{CC} + 5 V Power Supply
V _{SS} Ground
PD0 – PD3 Package Density
NC No Connect

For proper operation of the device, V_{SS} must be connected to ground.

MCM32515

PIN 72-LEAD	ASSIGNME TOP VIEW SIMM – CA		T E TBD
NC [2 1	ħ	NC
PD3	4 3	Б	PD2
PD0	6 5	6	V _{SS}
DQ0	8 7	·Б	PD1
DQ1	10 9	6	DQ8
DQ2 П	12 11	6	DQ9
DQ3	14 13	Ь	DQ10
v _{cc} [16 15	þ	DQ11
A7 [18 17	þ	A0
A8 [20 19	ф	A1
A9 [22 21	þ	A2
DQ4	24 23	1	DQ12
DQ5	26 25	þ	DQ13
DQ6	28 27	þ	DQ14
DQ7	30 29	þ	DQ15
$\overline{\mathbb{W}}$ [32 31	þ	V_{SS}
A14 [34 33	þ	A15
E1 [36 35	þ	E2
<u> </u>	38 37	þ	E4
A16 [40 39	ф	A17
Vss [42 41	þ	\overline{G}
DQ16 [44 43	1	DQ24
DQ17	46 45	þ	DQ25
DQ18	48 47	þ	DQ26
DQ19 [50 49	þ	DQ27
A10	52 51	þ	A3
A11 [54 53	þ	A4
A12 [56 55	þ	A5
A13	58 57	г	VCC
DQ20	60 59	г	A6
DQ21	62 61	г	DQ28
DQ22 [64 63	г	DQ29
DQ23	66 65	г	DQ30
V _{SS} [68	Ľ	DQ31
NC [70 69		A18
NC [72 71	4	NC
		_	


This document contains information on a new product. Specifications and information herein are subject to change without notice.

5/95



FUNCTIONAL BLOCK DIAGRAM

512K x 32 MEMORY MODULE



TRUTH TABLE

Ex	G	W	Mode	V _{CC} Current	Output	Cycle
Н	Х	Х	Not Selected	ISB1 or ISB2	or I _{SB2} High–Z	
L	Н	Н	Read	ICCA	High–Z	_
L	L	Н	Read	ICCA	D _{out}	Read Cycle
L	Х	L	Write	ICCA	D _{in}	Write Cycle

ABSOLUTE MAXIMUM RATINGS (Voltages referenced to $V_{SS} = 0 \text{ V}$)

Rating	Symbol	Value	Unit
Power Supply Voltage	VCC	- 0.5 to 7.0	V
Voltage Relative to VSS	V _{in} , V _{out}	-0.5 to V _{CC} + 0.5	V
Output Current (per I/O)	l _{out}	± 30	mA
Power Dissipation	PD	4.0	W
Temperature Under Bias	T _{bias}	- 10 to + 85	°C
Operating Temperature	TA	0 to + 70	°C
Storage Temperatrue	T _{stg}	- 25 to + 125	°C

NOTE: Permanent device damage may occur if ABSOLUTE MAXIMUM RATINGS are exceeded. Functional operation should be restricted to RECOMMENDED OPERATING CONDITIONS. Exposure to higher than recommended voltages for extended periods of time could affect device reliability.

The devices on this module contain circuitry to protect the inputs against damage due to high static voltages or electric fields; however, it is advised that normal precautions be taken to avoid application of any voltage higher than maximum rated voltages to these high imped-

These CMOS memory circuits have been designed to meet the dc and ac specifications shown in the tables, after thermal equilibrium has been established. The module is in a test socket or mounted on a printed circuit board and transverse air flow of at least 500 linear feet per minute is maintained.

DC OPERATING CONDITIONS AND CHARACTERISTICS

 $(V_{CC} = 5.0 \text{ V} \pm 10\%, T_A = 0 \text{ to} + 70^{\circ}\text{C}, \text{ Unless Otherwise Noted})$

RECOMMENDED OPERATING CONDITIONS (Voltages referenced to V_{SS} = 0 V)

Parameter	Symbol	Min	Тур	Max	Unit
Supply Voltage (Operating Voltage Range)	Vcc	4.5	5.0	5.5	V
Input High Voltage	V _{IH}	2.2	1	V _{CC} +0.3*	V
Input Low Voltage	V _{IL}	- 0.5**		0.8	V

 $^{^*}$ V_{IH} (max) = V_{CC} + 0.3 V dc; V_{IH} (max) = V_{CC} + 2 V ac (pulse width \leq 20 ns) ** V_{IL} (min) = - 3.0 V ac (pulse width \leq 20 ns)

DC CHARACTERISTICS

Parameter	Symbol	Min	Тур	Max	Unit
Input Leakage Current (All Inputs, V _{in} = 0 to V _{CC})	l _{lkg(l)}	_	_	± 4	μΑ
Output Leakage Current (\overline{G} , $\overline{Ex} = V_{IH}$, $V_{Out} = 0$ to V_{CC})	l _{lkg(O)}	_	_	± 4	μΑ
$\begin{array}{ll} \text{AC Active Supply Current } (\overline{G}, \overline{Ex} = V_{IL}, \ I_{Out} = 0 \ \text{mA}, \\ \text{Cycle time} \geq t_{AVAV} \ \text{min}) & \text{MCM32515-20: } t_{AVAV} = 20 \ \text{ns} \\ \text{MCM32515-25: } t_{AVAV} = 25 \ \text{ns} \end{array}$	ICCA	_	760 700	800 740	mA
AC Standby Current ($\overline{Ex} = V_{IH}$, Cycle time $\ge t_{AVAV}$ min)	I _{SB1}	_	220	240	mA
CMOS Standby Current ($\overline{\text{Ex}} \ge \text{V}_{CC} - 0.2 \text{ V}$, All Inputs $\ge \text{V}_{CC} - 0.2 \text{ V}$ or $\le 0.2 \text{ V}$)	I _{SB2}	_	40	60	mA
Output Low Voltage (I _{OL} = + 8.0 mA)	VOL	_	_	0.4	V
Output High Voltage (I _{OH} = – 4.0 mA)	Voн	2.4	_	_	V

NOTE: Good decoupling of the local power supply should always be used.

CAPACITANCE (f = 1.0 MHz, dV = 3.0 V, TA = 25°C, Periodically Sampled Rather Than 100% Tested)

	Characteristic	Symbol	Тур	Max	Unit
Input Capacitance	(All pins except DQ0 – DQ31, \overline{W} , \overline{G} , and $\overline{E1}$ – $\overline{E4}$) ($\overline{E1}$ – $\overline{E4}$) (\overline{W} , \overline{G})	C _{in}	16 10 20	24 14 32	pF
Input/Output Capacitance	(DQ0 – DQ31)	C _{out}	8	9	pF

MOTOROLA FAST SRAM MCM32515

AC OPERATING CONDITIONS AND CHARACTERISTICS

 $(V_{CC} = 5.0 \text{ V} \pm 10\%, \text{ T}_{A} = 0 \text{ to} + 70^{\circ}\text{C}, \text{ Unless Otherwise Noted})$

Input Timing Measurement Reference Level 1.5 V	Output Load See Figure 1A Unless Otherwise Noted
Output Timing Reference Level 1.5 V	Input Rise/Fall Time 3 ns
Input Pulse Levels 0 to 3.0 V	


READ CYCLE TIMING (See Notes 1 and 2)

		MCM32515-20		MCM32515-25			
Parameter	Symbol	Min	Max	Min	Max	Unit	Notes
Read Cycle Time	†AVAV	20	_	25	_	ns	3
Address Access Time	^t AVQV	_	20	_	25	ns	
Enable Access Time	^t ELQV	_	20	_	25	ns	
Output Enable Access Time	^t GLQV	_	7	_	9	ns	
Output Hold from Address Change	^t AXQX	5	_	5	_	ns	
Enable Low to Output Active	^t ELQX	5	_	5	_	ns	4,5,6
Output Enable to Output Active	^t GLQX	0	_	0	_	ns	4,5,6
Enable High to Output High–Z	^t EHQZ	0	9	0	10	ns	4,5,6
Output Enable High to Output High–Z	^t GHQZ	0	9	0	10	ns	4,5,6
Power Up Time	^t ELICCH	0	_	0	_	ns	
Power Down Time	^t EHICCL	_	20	_	25	ns	

NOTES:

- 1. \overline{W} is high for read cycle.
- 2. $\overline{E1} \overline{E4}$ are represented by \overline{E} in these timing specifications, any combination of \overline{Ex} s may be asserted.
- 3. All read cycle timing is referenced from the last valid address to the first transitioning address.
- At any given voltage and temperature, t_{EHQZ} max is less than t_{ELQX} min, and t_{GHQZ} max is less than t_{GHQX} min, both for a given device and from device to device.
- 5. Transition is measured \pm 500 mV from steady–state voltage with load of Figure 1B.
- 6. This parameter is sampled and not 100% tested.
- 7. Device is continuously selected ($\overline{E} = V_{IL}$, $\overline{G} = V_{IL}$).


AC TEST LOADS




TIMING LIMITS

The table of timing values shows either a minimum or a maximum limit for each parameter. Input requirements are specified from the external system point of view. Thus, address setup time is shown as a minimum since the system must supply at least that much time (even though most devices do not require it). On the other hand, responses from the memory are specified from the device point of view. Thus, the access time is shown as a maximum since the device never provides data later than that time.

READ CYCLE 1 (See Note 7 Above)



READ CYCLE 2 (See Note)



NOTE: Addresses valid prior to or coincident with $\overline{\overline{E}}$ going low.

MOTOROLA FAST SRAM MCM32515


WRITE CYCLE 1 (W Controlled, See Notes 1 and 2)

		MCM32	515–20	MCM32515-25			
Parameter	Symbol	Min	Max	Min	Max	Unit	Notes
Write Cycle Time	tAVAV	20	_	25		ns	3
Address Setup Time	t _{AVWL}	0	_	0		ns	
Address Valid to End of Write	tAVWH	15	_	17		ns	
Write Pulse Width	tWLWH,	15	_	17	_	ns	
Data Valid to End of Write	^t DVWH	10	_	10		ns	
Data Hold Time	tWHDX	0	_	0	_	ns	
Write Low to Data High–Z	tWLQZ	0	9	0	10	ns	4,5,6
Write High to Output Active	tWHQX	5	_	5	_	ns	4,5,6
Write Recovery Time	tWHAX	0	_	0		ns	

NOTES:

- 1. A write occurs during the overlap of \overline{E} low and \overline{W} low.
- 2. $\overline{E1} \overline{E4}$ are represented by \overline{E} in these timing specifications, any combination of \overline{Ex} may be asserted. \overline{G} is a don't care when \overline{W} is low.
- 3. All write cycle timing is referenced from the last valid address to the first transitioning address.
- 4. Transition is measured \pm 500 mV from steady–state voltage with load of Figure 1B.
- 5. This parameter is sampled and not 100% tested.
- 6. At any given voltage and temperature, t_{WLOZ} max is less than t_{WHOX} min both for a given device and from device to device.

WRITE CYCLE 1



MOTOROLA FAST SRAM MCM32515


WRITE CYCLE 2 (E Controlled, See Notes 1 and 2)

		MCM32515-20		MCM32515-25			
Parameter	Symbol	Min	Max	Min	Max	Unit	Notes
Write Cycle Time	t _{AVAV}	20	_	25	_	ns	3
Address Setup Time	†AVEL	0	_	0	_	ns	
Address Valid to End of Write	^t AVEH	15	_	17	_	ns	
Enable to End of Write	^t ELEH	15	_	17	_	ns	4,5
Enable to End of Write	^t ELWH	15	_	17	_	ns	
Write Pulse Width	tWLEH	15	_	17	_	ns	
Data Valid to End of Write	^t DVEH	10	_	10	_	ns	
Data Hold Time	^t EHDX	0	_	0	_	ns	
Write Recovery Time	t _{EHAX}	0	_	0	_	ns	

NOTES:


- 1. A write occurs during the overlap of $\overline{\mathsf{E}}$ low and $\overline{\mathsf{W}}$ low.
- 2. $\overline{E1} \overline{E4}$ are represented by \overline{E} in these timing specifications, any combination of \overline{Ex} s may be asserted. \overline{G} is a don't care when \overline{W} is low.
- 3. All write cycle timing is referenced from the last valid address to the first transitioning address.
- 4. If \overline{E} goes low coincident with or after \overline{W} goes low, the output will remain in a high impedance condition.
- 5. If \overline{E} goes high coincident with or before \overline{W} goes high, the output will remain in a high impedance condition.

WRITE CYCLE 2



MOTOROLA FAST SRAM MCM32515

ORDERING INFORMATION (Order by Full Part Number)



Full Part Numbers — MCM32515SG20 MCM32515SG25

Motorola reserves the right to make changes without further notice to any products herein. Motorola makes no warranty, representation or guarantee regarding the suitability of its products for any particular purpose, nor does Motorola assume any liability arising out of the application or use of any product or circuit, and specifically disclaims any and all liability, including without limitation consequential or incidental damages. "Typical" parameters can and do vary in different applications. All operating parameters, including "Typicals" must be validated for each customer application by customer's technical experts. Motorola does not convey any license under its patent rights nor the rights of others. Motorola products are not designed, intended, or authorized for use as components in systems intended for surgical implant into the body, or other applications intended to support or sustain life, or for any other application in which the failure of the Motorola product could create a situation where personal injury or death may occur. Should Buyer purchase or use Motorola products for any such unintended or unauthorized application, Buyer shall indemnify and hold Motorola and its officers, employees, subsidiaries, affiliates, and distributors harmless against all claims, costs, damages, and expenses, and reasonable attorney fees arising out of, directly or indirectly, any claim of personal injury or death associated with such unintended or unauthorized use, even if such claim alleges that Motorola was negligent regarding the design or manufacture of the part. Motorola and are registered trademarks of Motorola, Inc. Motorola, Inc. is an Equal Opportunity/Affirmative Action Employer.

Literature Distribution Centers:

USA: Motorola Literature Distribution; P.O. Box 20912; Phoenix, Arizona 85036.

JAPAN: Nippon Motorola Ltd.; 4–32–1, Nishi–Gotanda, Shinagawa–ku, Tokyo 141, Japan.

ASIA PACIFIC: Motorola Semiconductors H.K. Ltd.; Silicon Harbour Center, No. 2 Dai King Street, Tai Po Industrial Estate, Tai Po, N.T., Hong Kong.



