Product Preview Low Skew CMOS PLL Clock Driver With Power-Down/Power-Up Feature

The MC88921 Clock Driver utilizes phase-locked loop technology to lock its low skew outputs' frequency and phase onto an input reference clock. It is designed to provide clock distribution for CISC microprocessor or single processor RISC systems.

The PLL allows the high current, low skew outputs to lock onto a single clock input and distribute it with essentially zero delay to multiple locations on a board. The PLL also allows the MC88921 to multiply a low frequency input clock and distribute it locally at a higher (2X) system frequency.

- 2X_Q Output Meets All Requirements of the 20, 25 and 33MHz 68040 Microprocessor PCLK Input Specifications
- 60 and 66MHz Output to Drive the Pentium[™] Microprocessor
- Four Outputs (Q0–Q3) With Output-Output Skew <500ps and Six Outputs Total (Q0–Q3, 2X_Q) With <1ns Skew Each Being Phase and Frequency Locked to the SYNC Input
- The Phase Variation From Part-to-Part Between SYNC and the 'Q' Outputs Is Less Than 600ps (Derived From the TPD Specification, Which Defines the Part-to-Part Skew)
- SYNC Input Frequency Range From 5MHZ to 2X_Q F_{Max}/4
- Additional Outputs Available at 2X the System 'Q' Frequency
- All Outputs Have ±36mA Drive (Equal High and Low) CMOS Levels. Can Drive Either CMOS or TTL Inputs. All Inputs Are TTL-Level Compatible
- Test Mode Pin (PLL_EN) Provided for Low Frequency Testing
- Special Power-Down Mode With 2X_Q, Q0, and Q1 Being Reset (With MR), and Other Outputs Remain Running. 2X_Q, Q0 and Q1 Are Guaranteed to Be in Lock 3 Clock Cycles After MR Is Negated

Four 'Q' outputs (Q0–Q3) are provided with less than 500ps skew between their rising edges. A 2X_Q output runs at twice the 'Q' output frequency. The 2X_Q output is ideal for 68040 systems which require a 2X processor clock input. The 2X_Q output meets the tight duty cycle spec of the 20, 25 and 33MHz 68040. The 66MHz 2X_Q output can also be used for driving the clock input of the Pentium Microprocessor while providing multiple 33MHz outputs to drive the support and bus logic. The FBSEL pin allows the user to internally feedback either the Q or the Q/2 frequency providing a 1x or 2x multiplication factor of the reference input.


In normal phase-locked operation the PLL_EN pin is held high. Pulling the PLL_EN pin low disables the VCO and puts the 88921 in a static 'test mode'. In this mode there is no frequency limitation on the input clock, which is necessary for a low frequency board test environment.

A lock indicator output (LOCK) will go HIGH when the loop is in steady state phase and frequency lock. The output will go LOW if phase-lock is lost or when the PLL_EN pin is LOW. The lock output will go HIGH no later than 10ms after the 88921 sees a sync signal and full 5.0V V_{CC}.

Pentium is a trademark of the Intel Corporation.

This document contains information on a product under development. Motorola reserves the right to change or discontinue this product without notice.

11/93




MC88921



Power-Down Mode Functionality

The MC88921 has a special feature designed in to allow the processor clock inputs to be reset for total processor power-down, and then to return to phase-locked operation very quickly when the processor is powered-up again.

The $\overline{\text{MR}}$ pin resets outputs 2X_Q, Q0 and Q1 only leaving the other outputs operational for other system activity. When $\overline{\text{MR}}$ is negated, all outputs will be operating normally within 3 clock cycles.



Pinout: 20-Lead Wide SOIC Package (Top View)

Symbol	Parameter	Value Typ	Unit	Test Conditions
C _{IN}	Input Capacitance	4.5	pF	$V_{CC} = 5.0 V$
C _{PD}	Power Dissipation Capacitance	40	pF	$V_{CC} = 5.0V$
PD ₁	Power Dissipation at 33MHz With 50Ω Thevenin Termination	15mW/Output 90mW/Device	mW	V _{CC} = 5.0V T = 25°C
PD ₂	Power Dissipation at 33MHz With 50Ω Parallel Termination to GND	37.5mW/Output 225mW/Device	mW	V _{CC} = 5.0V T = 25°C

CAPACITANCE AND POWER SPECIFICATIONS

MAXIMUM RATINGS*

Symbol	Parameter	Limits	Unit
V _{CC} , AV _{CC}	DC Supply Voltage Referenced to GND	-0.5 to 7.0	V
V _{in}	DC Input Voltage (Referenced to GND)	–0.5 to V _{CC} +0.5	V
V _{out}	DC Output Voltage (Referenced to GND)	–0.5 to V _{CC} +0.5	V
l _{in}	DC Input Current, Per Pin	±20	mA
l _{out}	DC Output Sink/Source Current, Per Pin	±50	mA
Icc	DC V_{CC} or GND Current Per Output Pin	±50	mA
T _{stg}	Storage Temperature	-65 to +150	°C

* Maximum Ratings are those values beyond which damage to the device may occur. Functional operation should be restricted to the Recommended Operating Conditions.

RECOMMENDED OPERATING CONDITIONS

Symbol	Parameter	Limits	Unit
VCC	Supply Voltage	5.0 ±10%	V
V _{in}	DC Input Voltage	0 to V _{CC}	V
Vout	DC Output Voltage	0 to V _{CC}	V
т _А	Ambient Operating Temperature	0 to 70	°C
ESD	Static Discharge Voltage	> 1500	V

DC CHARACTERISTICS (T_A = -40° C to 85° C; V_{CC} = $5.0V \pm 5\%$)

Symbol	Parameter	v _{cc}	Guaranteed Limits	Unit	Condition
VIH	Minimum High Level Input Voltage	4.75 5.25	2.0 2.0	V	$V_{OUT} = 0.1V \text{ or}$ $V_{CC} - 0.1V$
VIL	Minimum Low Level Input Voltage	4.75 5.25	0.8 0.8	V	$V_{OUT} = 0.1V \text{ or}$ $V_{CC} - 0.1V$
VOH	Minimum High Level Output Voltage	4.75 5.25	4.01 4.51	V	V _{IN} = V _{IH} or V _{IL} IOH –36mA –36mA
V _{OL}	Minimum Low Level Output Voltage	4.75 5.25	0.44 0.44	V	V _{IN} = V _{IH} or V _{IL} IOH +36mA +36mA
IIN	Maximum Input Leakage Current	5.25	±1.0	μA	$V_I = V_{CC}, GND$
ICCT	Maximum I _{CC} /Input	5.25	2.0 2	mA	$V_{I} = V_{CC} - 2.1V$
IOLD	Minimum Dynamic ³ Output Current	5.25	88	mA	V _{OLD} = 1.0V Max
IOHD		5.25	-88	mA	V _{OHD} = 3.85 Min
ICC	Maximum Quiescent Supply Current	5.25	750	μA	$V_I = V_{CC}, GND$

I_{OL} is +12mA for the LOCK output.
The PLL_EN input pin is not guaranteed to meet this specification.
Maximum test duration 2.0ms, one output loaded at a time.

SYNC INPUT TIMING REQUIREMENTS

Symbol	Parameter	Minimum	Maximum	Unit
^t RISE/FALL SYNC Input	Rise/Fall Time, SYNC Input From 0.8V to 2.0V	_	5.0	ns
^t CYCLE, SYNC Input	Input Clock Period SYNC Input	$\frac{1}{f_{2}X_{Q}/4}$	200	ns
Duty Cycle	Duty Cycle, SYNC Input	50% ±	25%	




Figure 1. MC88921 Logic Block Diagram

FREQUENCY SPECIFICATIONS (T_A = -40° C to 85° C; V_{CC} = 5.0V $\pm 5\%$)

Symbol	Parameter	Guaranteed Minimum	Unit
Fmax (2X_Q)	Maximum Operating Frequency, 2X_Q Output	66	MHz
Fmax ('Q')	Maximum Operating Frequency, Q0–Q3 Outputs	33	MHz

Maximum Operating Frequency is guaranteed with the 88921 in a phase-locked condition, and all outputs loaded at 50pF.

Symbol	Parameter	Minimum	Maximum	Unit	Condition
^t RISE/FALL ¹ All Outputs	Rise/Fall Time, All Outputs into 50Ω Load	0.3	1.6	ns	t _{RISE} – 0.8V to 2.0V t _{FALL} – 2.0V to 0.8V
^t RISE/FALL ¹ 2X_Q Output	Rise/Fall Time into a 20pF Load, With Termination Specified in AppNote 3	0.5	1.6	ns	tRISE - 0.8V to 2.0V tFALL - 2.0V to 0.8V
^t pulse width(a) ¹ (Q0, Q1, Q2, Q3)	Output Pulse Width Q0, Q1, Q2, Q3 at V _{CC} /2	0.5t _{cycle} – 0.5 5	0.5t _{cycle} + 0.5 5	ns	50Ω Load Terminated to V _{CC} /2 (See Application Note 3)
^t pulse width(b) ¹ (2X_Q Output)	Output Pulse Width 2X_Q at V _{CC} /2	0.5t _{cycle} – 0.5 5	0.5t _{cycle} + 0.5 5	ns	50Ω Load Terminated to V _{CC} /2 (See Application Note 3)
^t PD ^{1,4} SYNC – Q/2	SYNC Input to Q Output Delay (Measured at SYNC and Q/2 Pins)	-0.75	-0.15	ns	With $1M\Omega$ From RC1 to An V _{CC} (See Application Note 2)
		+1.25 7	+3.25 7	ns	With $1M\Omega$ From RC1 to An GND (See Application Note 2)
^t SKEWr 1,2 (Rising)	Output-to-Output Skew Between Outputs Q0–Q3 (Rising Edge Only)	_	500	ps	Into a 50Ω Load Terminated to V _{CC} /2 (See Timing Diagram in Figure 6)
^t SKEWf 1,2 (Falling)	Output-to-Output Skew Between Outputs Q0–Q3 (Falling Edge Only)	_	1.0	ns	Into a 50Ω Load Terminated to V _{CC} /2 (See Timing Diagram in Figure 6)
^t SKEWall ^{1,2}	Output-to-Output Skew 2X_Q, Q0–Q3 Rising	_	1.0	ns	Into a 50Ω Load Terminated to V _{CC} /2 (See Timing Diagram in Figure 6)
^t LOCK ³	Phase-Lock Acquisition Time, All Outputs to SYNC Input	1	10	ms	
t _{PHL} MR – Q	Propagation Delay, MR to Any Output (High-Low)	1.5	13.5	ns	Into a 50 Ω Load Terminated to V _{CC} /2
t _{REC} , MR to SYNC 6	Reset Recovery Time rising $\overline{\text{MR}}$ edge to falling SYNC edge	9	—	ns	
t _{REC} , MR to Normal Operation	Recovery Time for Outputs 2X_Q, Q0, Q1 to Return to Normal PLL Operation	_	3 Clock Cycles (Q Frequency)	ns	
t _W , MR LOW6	Minimum Pulse Width, MR input Low	5	_	ns	

AC CHARACTERISTICS (T_A = -40° C to 85° C; V_{CC} = $5.0V \pm 5\%$)

1 These specifications are not tested, they are guaranteed by statistical characterization. See Application Note 1 for a discussion of this methodology.2 Under equally loaded conditions and at a fixed temperature and voltage.


3 With V_{CC} fully powered-on: t_{CLOCK} Max is with C1 = 0.1µF; t_{LOCK} Min is with C1 = 0.01µF. 4 See Application Note 4 for the distribution in time of each output referenced to SYNC. 5 Refer to Application Note 3 to translate signals to a 1.5V threshold.

6 Specification is valid only when the PLL_EN pin is low.


7 This is a typical specification only, worst case guarantees are not provided.

Application Notes

- Several specifications can only be measured when the MC88921 is in phase-locked operation. It is not possible to have the part in phase-lock on ATE (automated test equipment). Statistical characterization techniques were used to guarantee those specifications which cannot be measured on the ATE. MC88921 units were fabricated with key transistor properties intentionally varied to create a 14 cell designed experimental matrix. IC performance was characterized over a range of transistor properties (represented by the 14 cells) in excess of the expected process variation of the wafer fabrication area.
- 2. A 1M Ω resistor tied to either Analog V_{CC} or Analog GND, as shown in Figure 2, is required to ensure no jitter is present on the MC88921 outputs. This technique causes a phase offset between the SYNC input and the Q0 output, measured at the pins. The tpD spec describes how this offset varies with process, temperature, and voltage. The specs were arrived at by measuring the phase relationship for the 14 lots described in note 1 while the part was in phase-locked operation. The actual measurements were made with a 10MHz SYNC input (1.0ns edge rate from 0.8V to 2.0V). The phase measurements were made at 1.5V. See Figure 2 for a graphical description.
- Two specs (tRISE/FALL and tPULSE Width 2X_Q output, see AC Specifications) guarantee that the MC88921 meets the 20MHz, 25MHz and 33MHz 68040 P-Clock input specification (at 40MHz, 50MHz, and 66MHz). For




WITH THE $1 M \Omega$ RESISTOR TIED IN THIS FASHION THE T_{PD} Specification, measured at the input pins is:




these two specs to be guaranteed by Motorola, the termination scheme shown in Figure 3 must be used. For applications which require 1.5V thresholds, but do not require a tight duty cycle the Rp resistor can be ignored.


4. The tpD spec (SYNC to Q/2) guarantees how close the Q/2 output will be locked to the reference input connected to the SYNC input (including temperature and voltage variation). This also tells what the skew from the Q/2 output on one part connected to a given reference input, to the Q/2 output on one or more parts connected to that reference input (assuming equal delay from the reference input to the SYNC input of each part). Therefore the tpD spec is equivalent to a part-to-part specification. However, to correctly predict the skew from a given output on one part to any other output in relation to the SYNC input must be known. This distribution for the MC88921 is provided in Table 1.

Output	–(ps)	+(ps)
2X_Q	TBD	TBD
Q0	TBD	TBD
Q1	TBD	TBD
Q2	TBD	TBD
Q3	TBD	TBD
Q/2	TBD	TBD



WITH THE $1 \text{M} \Omega$ RESISTOR TIED IN THIS FASHION THE T_{PD} Specification, measured at the input pins is:








Figure 3. MC68040 P-Clock Input Termination Scheme




Figure 4. Logical Representation of the MC88921 With Input/Output Frequency Relationships




Figure 5. Output/Input Switching Waveforms and Timing Relationships

Timing Notes

- 1. The MC88921 aligns rising edges of the outputs and the SYNC input, therefore the SYNC input does not require a 50% duty cycle.
- 2. All skew specs are measured between the V_{CC}/2 crossing point of the appropriate output edges. All skews are specified as 'windows', not as a \pm deviation around a center point.

The tpD spec includes the full temperature range from 0°C to 70°C and the full V_{CC} range from 4.75V to 5.25V. If the Δ T and Δ V_{CC} is a given system are less than the specification limits, the tpD spec window will be reduced.

The tpD window for a given ΔT and ΔV_{CC} is given by the following regression formula:

TBD


Notes Concerning Loop Filter and Board Layout Issues

- Figure 7 shows a loop filter and analog isolation scheme which will be effective in most applications. The following guidelines should be followed to ensure stable and jitter-free operation:
- 1a. All loop filter and analog isolation components should be tied as close to the package as possible. Stray current passing through the parasitics of long traces can cause undesirable voltage transients at the RC1 pin.
- 1b. The 47Ω resistors, the 10μ F low frequency bypass capacitor, and the 0.1μ F high frequency bypass capacitor form a wide bandwidth filter that will make the 88921 PLL insensitive to voltage transients from the system digital V_{CC} supply and ground planes. This filter will typically ensure that a 100mV step deviation on the digital V_{CC} supply will cause no more than a 100ps phase deviation on the 88921 outputs. A 250mV step deviation on V_{CC} using the recommended filter values will cause no more than a 250ps phase deviation; if a 25 μ F bypass capacitor is used (instead of 10μ F) a 250mV V_{CC} step will cause no more than a 100ps phase deviation.

If good bypass techniques are used on a board design near components which may cause digital V_{CC} and ground noise, the above described V_{CC} step deviations should not occur at the 88921's digital V_{CC} supply. The

purpose of the bypass filtering scheme shown in Figure 7 is to give the 88921 additional protection from the power supply and ground plane transients that can occur in a high frequency, high speed digital system.

- 1c. There are no special requirements set forth for the loop filter resistors (1M and 330Ω). The loop filter capacitor (0.1uF) can be a ceramic chip capacitor, the same as a standard bypass capacitor.
- 1d. The 1M reference resistor injects current into the internal charge pump of the PLL, causing a fixed offset between the outputs and the SYNC input. This also prevents excessive jitter caused by inherent PLL dead-band. If the VCO (2X_Q output) is running above 40MHz, the 1M resistor provides the correct amount of current injection into the charge pump (2–3μA).
- 2. In addition to the bypass capacitors used in the analog filter of Figure 7, there should be a 0.1μ F bypass capacitor between each of the other (digital) four V_{CC} pins and the board ground plane. This will reduce output switching noise caused by the 88921 outputs, in addition to reducing potential for noise in the 'analog' section of the chip. These bypass capacitors should also be tied as close to the 88921 package as possible.









Figure 7. Typical MC88921/Pentium Microprocessor System Configuration

OUTLINE DIMENSIONS



Motorola reserves the right to make changes without further notice to any products herein. Motorola makes no warranty, representation or guarantee regarding the suitability of its products for any particular purpose, nor does Motorola assume any liability arising out of the application or use of any product or circuit, and specifically disclaims any and all liability, including without limitation consequential or incidental damages. "Typical" parameters can and do vary in different applications. All operating parameters, including "Typicals" must be validated for each customer application by customer's technical experts. Motorola does not convey any license under its patent rights nor the rights of others. Motorola products are not designed, intended, or authorized for use as components in systems intended for surgical implant into the body, or other applications intended to support or sustain life, or for any other application in which the failure of the Motorola product could create a situation where personal injury or death may occur. Should Buyer purchase or use Motorola products for any such unintended or unauthorized application, Buyer shall indemnify and hold Motorola and its officers, employees, subsidiaries, affiliates, and distributors harmless against all claims, costs, damages, and reasonable attorney fees arising out of, directly or indirectly, any claim of personal injury or death Motorola was negligent regarding the design or manufacture of the part. Motorola and are registered trademarks of Motorola, Inc. Motorola, Inc. is an Equal Opportunity/Affirmative Action Employer.

Literature Distribution Centers:

USA: Motorola Literature Distribution; P.O. Box 20912; Phoenix, Arizona 85036. EUROPE: Motorola Ltd.; European Literature Centre; 88 Tanners Drive, Blakelands, Milton Keynes, MK14 5BP, England. JAPAN: Nippon Motorola Ltd.; 4-32-1, Nishi-Gotanda, Shinagawa-ku, Tokyo 141 Japan. ASIA-PACIFIC: Motorola Semiconductors H.K. Ltd.; Silicon Harbour Center, No. 2 Dai King Street, Tai Po Industrial Estate, Tai Po, N.T., Hong Kong.

MC88921/D

