

C-MOS LOW SKEW PLL CLOCK DRIVER

- TOP VIEW -

**INPUT**

FEEDBK ; FEEDBACK TO PHASE DETECTOR FROM Q
 FREQ SEL ; SELECTS Q OUTPUT FREQUENCY (MUST MATCH SYNC)
 PLL EN ; DISABLES PHASE-LOCK FOR LOW FREQUENCY TESTING
 RC1 ; INPUT FOR EXTERNAL RC NETWORK
 REF SEL ; CHOOSES REFERENCE BETWEEN SYNC (0) & SYNC (1)
 RST ; ASYNCHRONOUS RESET (ACTIVE LOW)
 SYNC (0),(1) ; REFERENCE CLOCK INPUT

OUTPUT

Q /2 ; CLOCK OUTPUT (Q) FREQUENCY +2 (SYNCHRONOUS)
 2x Q ; 2x CLOCK OUTPUT (Q) FREQUENCY (SYNCHRONOUS)
 LOCK ; INDICATES PHASE LOCK HAS BEEN ACHIEVED
 Q (0-4) ; CLOCK OUTPUT (LOCKED TO SYNC)
 Q5 ; INVERSE OF CLOCK OUTPUT (LOCKED TO SYNC)

