

C-MOS 8-BIT SERIAL OR PARALLEL INPUT/SERIAL OUTPUT
SHIFT REGISTER WITH 3-STATE OUTPUT
—TOP VIEW—



FUNCTION TABLE

INPUTS						OUTPUT QH	RESULTING FUNCTION
OUTPUT ENABLE	SERIAL SHIFT PARALLEL LOAD	LATCH CLOCK	SHIFT CLOCK	SA	A-H		
H	X	X	X	X	X	Z	QH is in the high impedance state.
L	H		L, H, 	X	a-h	no change	Parallel data is stored in the input latch. The state of the shift register is unaffected.
L	L		X	X	a-h	h	Parallel data is stored in the input latch and loaded into the shift register.
L	L	L, H, 	L, H, 	X	X	h _L *	Parallel data is stored in the input latch and loaded into the shift register.
L	H	X		L	X	Q _{GN}	A low logic level is shifted into the shift register. A high logic level is shifted into the shift register.
L	H	X		H	X	Q _{GN}	
L	H			L, H	L, H	Q _{GN}	Serial data is shifted into the shift register and parallel data is stored in the input latch.

* h_L = the data stored in stage H of the input latch
X = don't care
Q_{GN} = Data shifted from stage G
a-h = Data at inputs A-H, respectively
Z = High Impedance State

