


C-MOS QUAD 2-INPUT POSITIVE-NAND GATE WITH OPEN-DRAIN

—TOP VIEW—



A

B

*

Y

A

B

*

Y

$$Y = A \bullet B = \overline{A + B}$$

0

:

LOW LEVEL

1

:

HIGH LEVEL

HI-Z

:

HIGH IMPEDANCE