

# **4-BIT BIDIRECTIONAL COUNTERS** (WITH 3-STATE OUTPUTS)

The MC54/74F568 and MC54/74F569 are fully synchronous, reversible counters with 3-state outputs. The F568 is a BCD decade counter; the F569 is a binary counter. They feature preset capability for programmable operation, carry lookahead for easy cascading, and a U/D input to control the direction of counting. For maximum flexibility there are both synchronous and master asynchronous reset inputs as well as both Clocked Carry ( $\overline{CC}$ ) and Terminal Count (TC) outputs. All state changes except Master Reset are initiated by the rising edge of the clock. A HIGH signal on the Output Enable ( $\overline{OE}$ ) input forces the output buffers into the high impedance state but does not prevent counting, resetting or parallel loading.

- 4-Bit Bidirectional Counting F568 Decade Counter F569 Binary Counter
- Synchronous Counting and Loading
- Lookahead Carry Capability for Easy Cascading
- Preset Capability for Programmable Operation
- 3-State Outputs for Bus Organized Systems
- Master Reset (MR) Overrides All Other Inputs
- Synchronous Reset (SR) Overrides Counting and Parallel Loading



## MC54/74F568 MC54/74F569

4-BIT BIDIRECTIONAL **COUNTERS** (WITH 3-STATE OUTPUTS) FAST<sup>™</sup> SCHOTTKY TTL

J SUFFIX CERAMIC CASE 732-03 **N SUFFIX** 

# CASE 738-03

**DW SUFFIX** SOIC CASE 751D-03

PLASTIC

## **ORDERING INFORMATION**

MC54FXXXJ Ceramic MC74FXXXN Plastic MC74FXXXDW SOIC

LOGIC SYMBOL 11 PF P<sub>0</sub> P<sub>1</sub>  $P_2$ P٦ U/D CEP CC 18 12 CET 19 TC СР 2 OF 17 MR SR 00 01 02 03 8 9 16 15 14 13

## MC54/74F568 • MC54/74F569

Symbol	Parameter			Тур	Max	Unit
VCC	Supply Voltage	54, 74	4.5	5.0	5.5	V
T <sub>A</sub>	Operating Ambient Temperature Range	54	-55	25	125	°C
		74	0	25	70	
Iон	Output Current — High	54, 74			-3.0	mA
IOL	Output Current — Low	54, 74			24	mA

#### FUNCTIONAL DESCRIPTION

The F568 counts modulo-10 in the BCD (8421) sequence. From state 9 (HLLH) it will increment to 0 (LLLL) in the Up mode; in Down mode it will decrement from 0 to 9. The F569 counts in the modulo-16 binary sequence. From state 15 it will increment to state 0 in the Up mode; in the Down mode it will decrement from 0 to 15. The clock inputs of all flip-flops are driven in parallel through a clock buffer. All state changes (except due to Master Reset) occur synchronously with the LOWto-HIGH transition of the Clock Pulse (CP) input signal.

The circuits have five fundamental modes of operation, in order of precedence: asynchronous reset, synchronous reset, parallel load, count and hold. Five control inputs - Master Reset (MR), Synchronous Reset (SR), Parallel Enable (PE), Count Enable Parallel (CEP) and Count Enable Trickle (CET) — plus the Up/Down  $(U/\overline{D})$  input, determine the mode of operation, as shown in the Mode Select Table. A LOW signal on MR overrides all other inputs and asynchronously forces the flip-flop Q outputs LOW. A LOW signal on SR overrides counting and parallel loading and allows the Q outputs to go LOW on the next rising edge of CP. A LOW signal on PE overrides counting and allows information on the Parallel Data (Pn) inputs to be loaded into the flip-flops on the next rising edge of CP. With MR, SR and PE HIGH, CEP and CET permit counting when both are LOW. Conversely, a HIGH signal on either CEP or CET inhibits counting.

The F568 and F569 use edge-triggered flip-flops and changing the SR, PE, CEP, CET or U/D inputs when the CP is in either state does not cause errors, provided that the recommended setup and hold times, with respect to the rising edge of CP, are observed.

Two types of outputs are provided as overflow/underflow indicators. The Terminal Count (TC) output is normally HIGH and goes LOW providing CET is LOW, when the counter reaches zero in the Down mode, or reaches maximum (9 for the F568,15 for the F569) in the Up mode. TC will then remain LOW until a state change occurs, whether by counting or presetting, or until U/D or CET is changed. To implement synchronous multistage counters, the connections between the  $\overline{TC}$ output and the CEP and CET inputs can provide either slow or fast carry propagation. Figure A shows the connections for simple ripple carry, in which the clock period must be longer than the CP to TC delay of the first stage, plus the cumulative  $\overline{CET}$  to  $\overline{TC}$  delays of the intermediate stages, plus the  $\overline{CET}$  to CP setup time of the last stage. This total delay plus setup time sets the upper limit on clock frequency. For faster clock rates, the carry lookahead connections shown in Figure B are recommended. In this scheme the ripple delay through the intermediate stages commences with the same clock that causes the first stage to tick over from max to min in the Up mode, or min to max in the Down mode, to start its final cycle. Since this final cycle takes 10 (F568) or 16 (F569) clocks to complete, there is plenty of time for the ripple to progress through the intermediate stages. The critical timing that limits the clock period is the CP to  $\overline{\text{TC}}$  delay of the first stage plus the  $\overline{\text{CEP}}$  to CP setup time of the last stage. The  $\overline{\text{TC}}$  output is subject to decoding spikes due to internal race conditions and is therefore not recommended for use as a clock or asynchronous reset for flip-flops, registers or counters. For such applications, the Clocked Carry ( $\overline{\text{CC}}$ ) output is provided. The  $\overline{\text{CC}}$  output is normally HIGH. When  $\overline{\text{CEP}}$ ,  $\overline{\text{CET}}$ , and  $\overline{\text{TC}}$  are LOW, the  $\overline{\text{CC}}$  output will go LOW when the clock next goes LOW and will stay LOW until the clock goes HIGH again, as shown in the  $\overline{\text{CC}}$  Truth Table. When the Output Enable ( $\overline{\text{OE}}$ ) is LOW, the parallel data outputs  $O_0 - O_3$  are active and follow the flip-flop Q outputs. A HIGH signal on  $\overline{\text{OE}}$  forces  $O_0 - O_3$  to the High Z state but does not prevent counting, loading or resetting.

### LOGIC EQUATIONS:

#### Count Enable = $\overline{CEP} \cdot \overline{CET} \cdot PE$

Up ('F568):  $\overline{TC} = Q_0 \cdot \overline{Q}_1 \cdot \overline{Q}_2 \cdot Q_3 \cdot (Up) \cdot \overline{CET}$ 

('F569):  $\overline{\text{TC}} = Q_0 \cdot Q_1 \cdot Q_2 \cdot Q_3 \cdot (\text{Up}) \cdot \overline{\text{CET}}$ 

Down (Both):  $\overline{\text{TC}} = \overline{Q}_0 \cdot \overline{Q}_1 \cdot \overline{Q}_2 \cdot \overline{Q}_3 \cdot (\text{Down}) \cdot \overline{\text{CET}}$ 

## CC TRUTH TABLE

	Output					
SR	PE CEP CET TC* CP					
L	Х	Х	Х	Х	Х	Н
Х	L	Х	Х	Х	Х	н
Х	Х	н	Х	Х	Х	н
Х	Х	Х	н	Х	Х	н
Х	Х	Х	Х	н	Х	н
н	н	L	L	L		

\* = TC is generated internally

X = Don't Care

L = LOW Voltage Level H = HIGH Voltage Level

## FUNCTION TABLE

			Operating Mode				
MR	SR	PE	CEP	CET	U/D	СР	Operating wode
L	Х	Х	Х	Х	Х	Х	Asynchronous reset
h	Ι	Х	Х	Х	Х	$\uparrow$	Synchronous reset
h	h	Ι	Х	Х	Х	$\uparrow$	Parallel load
h	h	h	Ι	-	h	¢	Count up (increment)
h	h	h	Ι	-	I	¢	Count down (decrement)
h	Н	Н	Н	Х	Х	Х	Hold (do nothing)
h	Н	Н	Х	Н	Х	Х	riola (ao riotriing)

H = HIGH voltage level

h = HIGH voltage level one setup prior to the Low-to-High Clock transition L = LOW voltage level

I = LOW voltage level one setup prior to the Low-to-High clock transition

X = Don't care

 $\uparrow$  = Low-to-High clock transition



Please note that these diagrams are provided only for the understanding of logic operations and should not be used to estimate propagation delays.

FAST AND LS TTL DATA

## MC54/74F568 • MC54/74F569

### Figure A. Multistage Counter with Ripple Carry



## Figure B. Multistage Counter with Lookahead Carry



## DC CHARACTERISTICS OVER OPERATING TEMPERATURE RANGE (unless otherwise specified)

Symbol	Parameter			Limits			Test Conditions		
			Min	Тур	Max	Unit			
VIH	Input HIGH Voltage	2.0			v	Guaranteed Input HIGH Voltage All Inputs			
VIL	Input LOW Voltage				0.8	v	Guaranteed Input LOW Voltage All Inputs		
VIK	Input Clamp Diode Voltage				-1.2	V	V <sub>CC</sub> = MIN, I <sub>IN</sub> =	–18 mA	
V <sub>OH</sub>	Output HIGH Voltage	54, 74	2.4	3.3		V	I <sub>OH</sub> = -3.0 mA	V <sub>CC</sub> = 4.5 V	
		74	2.7	3.3		V	I <sub>OH</sub> = -3.0 mA	V <sub>CC</sub> = 4.75 V	
V <sub>OL</sub>	Output LOW Voltage			0.3	0.5	V	I <sub>OL</sub> = 24 mA	V <sub>CC</sub> = MIN	
IOZH	Output OFF Current — HIGH				50	μΑ	V <sub>OUT</sub> = 2.7 V	V <sub>CC</sub> = MAX	
IOZL	Output OFF Current — LOW				-50	μA	V <sub>OUT</sub> = 0.5 V	V <sub>CC</sub> = MAX	
					20		V <sub>IN</sub> = 2.7 V		
IН	Input HIGH Current				100	μΑ	V <sub>IN</sub> = 7.0 V	V <sub>CC</sub> = MAX	
۱ <sub>IL</sub>	Input LOW Current PE, CET Others				-1.2 -0.6	mA	V <sub>CC</sub> = MAX, V <sub>IN</sub> = 0.5 V		
los	Output Short Circuit Current	(Note 2)	-60		-150	mA	V <sub>OUT</sub> = 0 V	V <sub>CC</sub> = MAX	
ICC	Power Supply Current (ALL Outputs OFF)				67	mA	V <sub>CC</sub> = MAX		

NOTES:

1. For conditions such as MIN or MAX, use the appropriate value specified under recommended operating conditions for the applicable device type.

2. Not more than one output should be shorted at a time, nor for more than 1 second.

## STATE DIAGRAMS

## MC54/74F568





MC54/74F569

## AC CHARACTERISTICS

		54/74F		54	lF	74	1F		
		T <sub>A</sub> = +25°C V <sub>CC</sub> = +5.0 V C <sub>L</sub> = 50 pF		$\begin{array}{rl} T_A \ = \ -55 \ to \ +125^\circ C \\ V_{CC} \ = \ 5.0 \ V \ \pm 10\% \\ C_L \ = \ 50 \ pF \end{array}$		$\begin{array}{rl} T_{A} &= 0 \ \mbox{to} \ +70^{\circ}\mbox{C} \\ V_{CC} &= 5.0 \ \mbox{V} \ \pm10\% \\ C_{L} &= 50 \ \mbox{pF} \end{array}$			
Symbol	Parameter	Min	Max	Min	Max	Min	Max	Unit	
f <sub>max</sub>	Maximum Clock Frequency	100		60		85		MHz	
<sup>t</sup> PLH	Propagation Delay	3.0	8.5	3.0	10.5	3.0	9.5	ns	
<sup>t</sup> PHL	CP to O <sub>n</sub> (PE HIGH or LOW)	4.0	11.5	4.0	14	4.0	13		
<sup>t</sup> PLH	Propagation Delay	5.5	15.5	5.5	18.5	5.5	17.5	ns	
<sup>t</sup> PHL	CP to TC	4.0	11	4.0	13.5	4.0	12.5		
<sup>t</sup> PLH	Propagation Delay	2.5	6.0	2.5	8.0	2.5	7.0	ns	
<sup>t</sup> PHL	CET to TC	2.5	8.0	2.5	10	2.5	9.0		
<sup>t</sup> PLH	Propagation Delay	3.5	11	3.5	13.5	3.5	12.5	ns	
<sup>t</sup> PHL	U/D to TC (′F568)	4.0	16	4.0	19	4.0	18		
<sup>t</sup> PLH	Propagation Delay	3.5	11	3.5	13.5	3.5	12.5	ns	
<sup>t</sup> PHL	U/D to TC (′F569)	4.0	10.5	4.0	13	4.0	12		
<sup>t</sup> PLH	Propagation Delay	2.5	7.0	2.5	9.0	2.5	8.0	ns	
<sup>t</sup> PHL	CP to CC	2.0	6.0	2.0	8.0	2.0	7.0		
<sup>t</sup> PLH	Propagation Delay	2.5	6.5	2.5	8.5	2.5	7.5	ns	
<sup>t</sup> PHL	CEP, CET to CC	4.0	11	4.0	13.5	4.0	12.5		
<sup>t</sup> PHL	Propagation Delay MR to O <sub>n</sub>	5.0	13	5.0	15.5	5.0	14.5	ns	
<sup>t</sup> PZH <sup>t</sup> PZL	Output Enable Time $\overline{\text{OE}}$ to $\text{O}_{\text{R}}$	2.5 3.0	7.0 8.0	2.5 3.0	9.0 10	2.5 3.0	8.0 9.0	ns	
<sup>t</sup> PHZ	Output Disable Time	1.5	6.5	1.5	8.5	1.5	7.5	ns	
<sup>t</sup> PLZ	OE to O <sub>n</sub>	2.0	6.0	2.0	8.0	2.0	7.0		

## MC54/74F568 • MC54/74F569

## AC OPERATING REQUIREMENTS

		54/74F		54	1F	74			
			$T_A = +25^{\circ}C$ $V_{CC} = +5.0 V$		$T_A = -55^{\circ}C \text{ to } +125^{\circ}C$ $V_{CC} = 5.0 \text{ V} \pm 10\%$		$T_A = 0^{\circ}C \text{ to } +70^{\circ}C$ $V_{CC} = 5.0 \text{ V} \pm 10\%$		
Symbol	Parameter	Min	Max	Min	Max	Min	Max	Unit	
t <sub>S</sub> (H) t <sub>S</sub> (L)	Setup Time, HIGH or LOW P <sub>n</sub> to CP	4.0 4.0		5.5 5.5		4.5 4.5		20	
t <sub>h</sub> (H) t <sub>h</sub> (L)	Hold Time, HIGH or LOW P <sub>n</sub> to CP	3.0 3.0		3.5 3.5		3.5 3.5		ns	
t <sub>S</sub> (H) t <sub>S</sub> (L)	Setup Time, HIGH or LOW CEP or CET to CP	5.0 5.0		7.0 7.0		6.0 6.0			
t <sub>h</sub> (H) t <sub>h</sub> (L)	Hold Time, HIGH or LOW CEP or CET to CP	0 0		0 0		0 0		ns	
t <sub>S</sub> (H) t <sub>S</sub> (L)	Setup Time, HIGH or LOW PE to CP	8.0 8.0		10 10		9.0 9.0		20	
t <sub>h</sub> (H) t <sub>h</sub> (L)	Hold Time, HIGH or LOW PE to CP	0 0		0 0		0 0		ns	
t <sub>S</sub> (H) t <sub>S</sub> (L)	Setup Time, HIGH or LOW U/D to CP (F568)	11 16.5		13.5 18.5		12.5 17.5		ns	
t <sub>S</sub> (H) t <sub>S</sub> (L)	Setup Time, HIGH or LOW U/D to CP (F569)	11 7.0		13.5 10		12.5 8.0		ns	
t <sub>h</sub> (H) t <sub>h</sub> (L)	Hold Time, HIGH or LOW U/D to CP	0 0		0 0		0 0		ns	
t <sub>S</sub> (H) t <sub>S</sub> (L)	Setup Time, HIGH or LOW SR to CP	10 8.0		12 10.5		11 9.5			
t <sub>h</sub> (H) t <sub>h</sub> (L)	Hold Time, HIGH or LOW SR to CP	0 0		0 0		0 0		ns	
t <sub>W</sub> (H) t <sub>W</sub> (L)	CP Pulse Width HIGH or LOW	4.0 6.0		6.0 8.0		4.5 6.5		ns	
t <sub>W</sub> (L)	MR Pulse Width, LOW	4.5		6.0		5.0		ns	
trec	MR Recovery Time	6.0		8.0		7.0		ns	