For:laurie Printed on:Sat, Aug 13, 1994 11:15:02 From book:mc54f Document:mc74f299rev5 Last saved on:Fri, Aug 12, 1994 13:38:16



8-INPUT UNIVERSAL SHIFT/STORAGE REGISTER WITH COMMON PARALLEL I/O PINS

The MC74F299 is an 8-Bit Universal Shift/Storage Register with 3-state outputs. Four modes of operation are possible: hold (store), shift left, shift right and load data.

The parallel load inputs and flip-flop outputs are multiplexed to reduce the total number of package pins. Separate outputs are provided for flip-flops Q_0 and Q_7 to allow easy cascading. A separate active LOW Master Reset is used to reset the register.

- Common I/O for Reduced Pin Count
- Four Operation Modes: Shift left, Shift Right, Load and Store
- Separate Shift Right Serial Input and Shift Left Serial Input for Easy Cascading
- 3-State Outputs for Bus Oriented Applications
- Input Clamp Diodes Limit High-Speed Termination Effects



GUARANTEED OPERATING RANGES

Symbol	Parameter		Min	Тур	Max	Unit
VCC	Supply Voltage	74	4.5	5.0	5.5	V
т _А	Operating Ambient Temperature Range	74	0	25	70	°C
ЮН	Output Current — High	74			-1.0/-3.0	mA
IOL	Output Current — Low	74			20/24	mA

MC74F299

8-INPUT UNIVERSAL SHIFT/STORAGE REGISTER WITH COMMON PARALLEL I/O PINS

FASTTM SCHOTTKY TTL



MC74F299

FUNCTION TABLE

Inputs		-		
MR	S ₁	S ₀	СР	Response
L	Х	Х	Х	Asynchronous Reset: Q0-Q7 = LOW
н	н	Н	\uparrow	Parallel Load: I/On Qn
н	L	Н	\uparrow	Shift Right: $DS_0 = Q_0, Q_0 = Q_1$, etc.
н	н	L	\uparrow	Shift Left: DS ₇ Q ₇ , Q ₇ Q ₆ , etc.
н	L	L	Х	Hold

H = HIGH Voltage Level

L = LOW Voltage Level

X = Don't Care

 \uparrow = LOW-to-HIGH clock transition.

FUNCTIONAL DESCRIPTION

The MC74F299 is an 8-bit universal shift/storage register with 3-state outputs. Four modes of operation are possible: hold (store), shift left, shift right and load data. The parallel load inputs and flip-flop outputs are multiplexed to reduce the total number of package pins. Additional outputs are provided for flip-flops Q₀ and Q₇ to allow easy serial cascading. A separate active-LOW Master Reset is used to reset the register.

The MC74F299 contains eight edge-triggered D-type flip-flops and the interstage logic necessary to perform synchronous shift left, shift right, parallel load and hold operations. The type of operation is determined by S₀ and S₁, as shown in the Function Table. All flip-flop outputs are brought out through 3-state buffers to separate I/O pins that also serve as data inputs in the parallel load mode. Q₀ and Q₇

are also brought out on other pins for expansion in serial shifting of longer words.

A LOW signal on MR overrides the Select and CP inputs and resets the flip-flops. All other state changes are initiated by the rising edge of the clock. Inputs can change when the clock is in either state provided only that the recommended set-up and hold times, relative to the rising edge of CP, are observed.

A HIGH signal on either OE₁ or OE₂ disables the 3-state buffers and puts the I/O pins in the high impedance state. In this condition the shift, hold, load and reset operations can still occur. The 3-state buffers are also disabled by HIGH signals on both S₀ and S₁ in preparation for a parallel load operation.

DC CHARACTERISTICS OVER OPERATING TEMPERATURE RANGE (Unless otherwise specified)

				Limits						
Symbol	Parameter			Min	Тур	Max	Unit	Test Conditions		
VIH	Input HIGH Voltage			2.0			V	Guaranteed Input HIGH Voltage		
VIL	Input LOW Voltage	Input LOW Voltage				0.8	V	Guaranteed Input LOW Voltage		
VIK	Input Clamp Diode Voltage		_			-1.2	V	$V_{CC} = MIN$, $I_{IN} = -18 \text{ mA}$		
		Q ₀ /Q ₇	74	2.5			v	I _{OH} = -1.0 mA	V _{CC} = 4.5 V	
Vou	Output HIGH Voltage	Q0/Q7	74	2.7			v	OH = -1.0 mA	V _{CC} = 4.75 V	
VOH	Output HIGH Voltage	I/O	74	2.7	3.4		v		V _{CC} = 4.75 V	
		1/0 7	74	2.4			v	I _{OH} = -3.0 mA	V _{CC} = 4.5 V	
Ve	Output LOW Voltage		Q ₀ /Q ₇			0.5	v	I _{OL} = 20 mA	V _{CC} = MIN	
VOL	Output LOW Voltage		I/O			0.5	v	I _{OL} = 24 mA		
	Q ₀ /Q ₇				20	μA	$V_{CC} = MAX, V_{IN} = 2.7 V$			
I	Input HIGH Current		I/O			70	μΑ			
ΙН			Q ₀ /Q ₇			0.1	mA	V _{CC} = MAX	V _{IN} = 7.0 V	
			I/O			1.0			V _{IN} = 5.5 V	
۱L	Input LOW Current		S ₀ , S ₁			-1.2	- mA V _{CC} = MAX, V _{IN} = 0.		-051/	
ΊL			Other Inputs			-0.6			= 0.3 V	
10711	Off-State Output Curre	nt,				70	μΑ	V _{CC} = MAX	V _{OUT} = 2.7 V	
IOZH	High-Level Voltage Applied					1.0	mA		V _{OUT} = 5.5 V	
IOZL	Off-State Output Current, Low-Level Voltage Applied				-0.6	mA	V _{CC} = MAX, V _{OUT} = 0.5 V			
los	Output Short Circuit Cu	urrent (No	te 2)	-60		-150	mA		V _{OUT} = 0 V	
ICC	Total Supply Current					95	mA	V _{CC} = MAX	OE = HIGH, CP = HIGH	

NOTES:

1. For conditions shown as MIN or MAX, use appropriate value specified under recommended operating conditions for the applicable device type.

2. Not more than one output should be shorted at one time, nor for more than 1 second.

AC ELECTRICAL CHARACTERISTICS

		74	1F	74	1F	
				V _{CC} = +5	T _A = 0°C to +70°C V _{CC} = +5.0 V ±10% C _L = 50 pF	
Symbol	Parameter	Min	Max	Min	Max	Unit
fMAX	Maximum Clock Frequency	70		70		MHz
^t PLH ^t PHL	Propagation Delay CP to Q ₀ or Q ₇	3.5 4.5	7.5 8.0	3.5 4.5	8.5 8.5	ns
^t PLH ^t PHL	Propagation Delay CP to I/O _N	3.5 4.0	9.0 9.0	3.5 4.0	10 10	ns
^t PHL	$\frac{Pro}{Pro}pagation Delay MR to Q_0 or Q_7$	5.5	9.5	5.5	10.5	ns
^t PHL	<u>Pro</u> pagation Delay MR to I/O _n	5.5	10	5.5	10.5	ns
^t PZH ^t PZL	Output Enable Time to HIGH or LOW Level	3.5 4.0	8.0 10	3.5 4.0	9.0 11	ns
^t PHZ ^t PLZ	Output Disable Time to HIGH or LOW Level	2.0 1.0	7.0 5.5	2.0 1.0	8.0 6.5	ns

AC SETUP REQUIREMENTS

			74F		74	IF	
	Parameter	V	T _A = +25°C V _{CC} = +5.0 V C _L = 50 pF			T _A = 0°C to +70°C V _{CC} = +5.0 V ±10% C _L = 50 pF	
Symbol		Min	Тур	Max	Min	Max	Unit
^t s(H) ^t s(L)	Set-Up Time, HIGH or LOW S_0 or S_1 to CP	6.5 6.5			7.5 7.5		ns
^t h(H) ^t h(L)	Hold Time, HIGH or LOW S_0 or S_1 to CP	0 0			0 0		ns
^t s(H) ^t s(L)	Set-Up Time, HIGH or LOW I/O _n , DS ₀ , DS ₇ to CP	3.5 3.5			4.0 4.0		ns
^t h(H) ^t h(L)	Hold Time, HIGH or LOW I/O _n , DS ₀ , DS ₇ to CP	0 1.0			0 1.0		ns
^t w(H) ^t w(L)	CP Pulse Width, HIGH or LOW	5.0 4.5			5.0 4.5		ns
^t w(L)	MR Pulse Width LOW	4.5			4.5		ns
t _{rec}	Recovery Time MR to CP	4.0			4.0		ns

Case 751D-03 DW Suffix **20-Pin Plastic** SO-20 (WIDE)



Case 732-03 J Suffix 20-Pin Ceramic Dual In-Line



Case 738-03 N Suffix 20-Pin Plastic



NOTES:

- 1. DIMENSIONING AND TOLERANCING PER ANSI
- Y14.5M, 1982. CONTROLLING DIMENSION: MILLIMETER. 2. DIMENSION A AND B DO NOT INCLUDE MOLD 3.
- PROTRUSION.
- MAXIMUM MOLD PROTRUSION 0.15 (0.006) PER 4. SIDE.
- 5. 751D-01, AND -02 OBSOLETE, NEW STANDARD 751D-03.

	NOT LON	ETERC	INCHES			
	MILLIN	ETERS				
DIM	MIN	MAX	MIN	MAX		
Α	12.65	12.95	0.499	0.510		
В	7.40	7.60	0.292	0.299		
С	2.35	2.65	0.093	0.104		
D	0.35	0.49	0.014	0.019		
F	0.50	0.90	0.020	0.035		
G	1.27	BSC	0.050 BSC			
J	0.25	0.32	0.010	0.012		
ĸ	0.10	0.25	0.004	0.009		
М	0°	7°	0°	7°		
Р	10.05	10.55	0.395	0.415		
R	0.25	0.75	0.010	0.029		

- NOTES: 1. LEADS WITHIN 0.25 mm (0.010) DIA., TRUE POSITION AT SEATING PLANE, AT MAXIMUM MATERIAL CONDITION.
- 2. DIM L TO CENTER OF LEADS WHEN FORMED PARALLEL.
- 3. DIM A AND B INCLUDES MENISCUS.

	MILLIM	ETERS	INCHES		
DIM	MIN	MAX	MIN	MAX	
Α	23.88	25.15	0.940	0.990	
В	6.60	7.49	0.260	0.295	
С	3.81	5.08	0.150	0.200	
D	0.38	0.56	0.015	0.022	
F	1.40	1.65	0.055	0.065	
G	2.54	BSC	0.100 BSC		
н	0.51	1.27	0.020	0.050	
J	0.20	0.30	0.008	0.012	
K	3.18	4.06	0.125	0.160	
L	7.62	BSC	0.300 BSC		
М	0°	15°	0°	15°	
Ν	0.25	1.02	0.010	0.040	

NOTES:

- 1. DIMENSIONING AND TOLERANCING PER ANSI Y14.5M, 1982.
- CONTROLLING DIMENSION: INCH. DIMENSION "L" TO CENTER OF LEAD WHEN 2. 3.
- FORMED PARALLEL. DIMENSION "B" DOES NOT INCLUDE MOLD 4.
- FLASH. 5. 738-02 OBSOLETE, NEW STANDARD 738-03.

	MILLIM	ETERS	INCHES		
DIM	MIN MAX		MIN	MAX	
Α	25.66	27.17	1.010	1.070	
В	6.10	6.60	0.240	0.260	
C	3.81	4.57	0.150	0.180	
D	0.39	0.55	0.015	0.022	
Е	1.27	BSC	0.050 BSC		
F	1.27	1.77	0.050	0.070	
G	2.54	BSC	0.100 BSC		
J	0.21	0.38	0.008	0.015	
К	2.80	3.55	0.110	0.140	
L	7.62 BSC		0.300	BSC	
М	0°	15°	0°	15°	
N	0.51	1.01	0.020	0.040	

Motorola reserves the right to make changes without further notice to any products herein. Motorola makes no warranty, representation or guarantee regarding the suitability of its products for any particular purpose, nor does Motorola assume any liability arising out of the application or use of any product or circuit, and specifically disclaims any and all liability, including without limitation consequential or incidental damages. "Typical" parameters can and do vary in different applications. All operating parameters, including "Typicals" must be validated for each customer application by customer's technical experts. Motorola does not convey any license under its patent rights nor the rights of others. Motorola products are not designed, intended, or authorized for use as components in systems intended for surgical implant into the body, or other applications intended to support or sustain life, or for any other application in which the failure of the Motorola product could create a situation where personal injury or death may occur. Should Buyer purchase or use Motorola products for any such unintended or unauthorized application, Buyer shall indemnify and hold Motorola and its officers, employees, subsidiaries, affiliates, and distributors harmless against all claims, costs, damages, and reasonable attorney fees arising out of, directly or indirectly, any claim of personal injury or death Motorola was negligent regarding the design or manufacture of the part. Motorola and "M" are registered trademarks of Motorola, Inc. is an Equal Opportunity/Affirmative Action Employer.

Literature Distribution Centers:

USA: Motorola Literature Distribution; P.O. Box 20912; Phoenix, Arizona 85036. EUROPE: Motorola Ltd.; European Literature Centre; 88 Tanners Drive, Blakelands, Milton Keynes, MK14 5BP, England. JAPAN: Nippon Motorola Ltd.; 4-32-1, Nishi-Gotanda, Shinagawa-ku, Tokyo 141, Japan. ASIA PACIFIC: Motorola Semiconductors H.K. Ltd.; Silicon Harbour Center, No. 2 Dai King Street, Tai Po Industrial Estate, Tai Po, N.T., Hong Kong.



 \Diamond