

# **QUAD 2-INPUT MULTIPLEXER** WITH 3-STATE OUTPUTS

The MC74F257 is a quad 2-input multiplexer with 3-state outputs. Four bits of data from two sources can be selected using a common Data Select input. The four outputs present the selected data in true (non-inverted) form. The outputs may be switched to a high impedance state with a HIGH on the common Output Enable ( $\overline{OE}$ ) input, allowing the outputs to interface directly with bus oriented systems.

- Multiplexer Expansion by Tying Outputs Together
- Non-Inverting 3-State Outputs
- Input Clamp Diodes Limit High-Speed Termination Effects
- AC Enhanced Version of the F257



#### **FUNCTION TABLE**

Output Enable	Select Input	Data Inputs		Outputs	
OE	S	I0	l <sub>1</sub>	Z	
Н	Х	Х	Х	Z	
L	н	Х	L	L	
L	Н	Х	Н	н	H = HIGH Voltage Level
L	L	L	Х	L	L = LOW Voltage Level
L	L	Н	Х	н	X = Don't Care Z = High Impedance

MC74F257A **QUAD 2-INPUT MULTIPLEXER** WITH 3-STATE OUTPUTS FAST™ SCHOTTKY TTL J SUFFIX CERAMIC CASE 620-09 **N SUFFIX** PLASTIC CASE 648-08 D SUFFIX SOIC CASE 751B-03 **ORDERING INFORMATION** MC54FXXXAJ Ceramic MC74FXXXAN Plastic MC74FXXXAD SOIC



FAST AND LS TTL DATA

## MC74F257A

#### **GUARANTEED OPERATING RANGES**

Symbol	Parameter		Min	Тур	Max	Unit
VCC	Supply Voltage	74	4.5	5.0	5.5	V
TA	Operating Ambient Temperature Range	74	0	25	70	°C
ЮН	Output Current — High	74			-3.0	mA
I <sub>OL</sub>	Output Current — Low	74			24	mA

#### DC CHARACTERISTICS OVER OPERATING TEMPERATURE RANGE (unless otherwise specified)

				Limits				
Symbol	Parameter		Min	Тур	Max	Unit	Test Co	nditions
VIH	Input HIGH Voltage		2.0			V	Guaranteed Input HI	GH Voltage
VIL	Input LOW Voltage				0.8	V	Guaranteed Input LC	W Voltage
VIK	Input Clamp Diode Voltage				-1.2	V	I <sub>IN</sub> = -18 mA	V <sub>CC</sub> = MIN
VOH	Output HIGH Voltage	74	2.4	3.3		V	I <sub>OH</sub> = -3.0 mA	V <sub>CC</sub> = 4.50 V
		74	2.7	3.3		V	I <sub>OH</sub> = -3.0 mA	V <sub>CC</sub> = 4.75 V
VOL	Output LOW Voltage			0.35	0.5	V	I <sub>OL</sub> = 24 mA	V <sub>CC</sub> = MIN
IOZH	Output OFF Current — HIGH				50	μΑ	V <sub>OUT</sub> = 2.7 V	V <sub>CC</sub> = MAX
IOZL	Output OFF Current — LOW				-50	μΑ	V <sub>OUT</sub> = 0.5 V	V <sub>CC</sub> = MAX
Iн	IH Input HIGH Current				20	μΑ	V <sub>IN</sub> = 2.7 V	V <sub>CC</sub> = MAX
					100		V <sub>IN</sub> = 7.0 V	
۱ <sub>IL</sub>	Input LOW Current				-0.6	mA	V <sub>IN</sub> = 0.5 V	V <sub>CC</sub> = MAX
IOS	Output Short Circuit Current (Note 2)		-60		-150	mA	V <sub>OUT</sub> = 0 V	V <sub>CC</sub> = MAX
ІССН				9.0	15		S, I <sub>1X</sub> = 4.5 V	
							OE, I <sub>0x</sub> = GND	
ICCL	Power Supply Current			14.5	22	mA	I <sub>1x</sub> = 4.5 V	V <sub>CC</sub> = MAX
							$\overline{OE}$ , I <sub>0x</sub> , S = GND	
Iccz	1			15	23	1	S, I <sub>0x</sub> = GND	1
							<del>0E</del> , I <sub>1x</sub> = 4.5 V	

NOTES:

1. For conditions shown as MIN or MAX, use the appropriate value specified under guaranteed operating ranges.

2. Not more than one output should be shorted at a time, nor for more than 1 second.

#### FUNCTIONAL DESCRIPTION

The F257A is a quad 2-input multiplexer with 3-state outputs. It selects four bits of data from two sources under control of a Common Data Select input. When the Select input is LOW, the  $I_{0X}$  inputs are selected and when Select is HIGH, the  $I_{1X}$  inputs are selected. The data on the selected inputs appears at the outputs in true (non-inverted) form. The device is the logic implementation of a 4-pole, 2-position switch where the position of the switch is determined by the logic levels supplied to the Select input. The logic equations for the outputs are shown below:

$$\begin{array}{l} Z_{a} = \overline{OE} \bullet (I_{1a} \bullet S + I_{0a} \bullet \overline{S}) \\ Z_{b} = \overline{OE} \bullet (I_{1b} \bullet S + I_{0b} \bullet \overline{S}) \\ Z_{c} = \overline{OE} \bullet (I_{1c} \bullet S + I_{0c} \bullet \overline{S}) \\ Z_{d} = \overline{OE} \bullet (I_{1d} \bullet S + I_{0d} \bullet \overline{S}) \end{array}$$

When the Output Enable input  $(\overline{OE})$  is HIGH, the outputs are forced to a high impedance OFF state. If the outputs are tied together, all but one device must be in the high impedance state to avoid high currents that would exceed the maximum ratings. Designers should ensure the Output Enable signals to 3-state devices whose outputs are tied together are designed so there is no overlap.

### AC CHARACTERISTICS

		74F T <sub>A</sub> = +25°C V <sub>CC</sub> = +5.0 V		74F T <sub>A</sub> = 0°C to 70°C V <sub>CC</sub> = 5.0 V ± 10%		
		C <sub>L</sub> = 50 pF		C <sub>L</sub> = 50 pF		
Symbol	Parameter	Min	Max	Min	Max	Unit
<sup>t</sup> PLH	Propagation Delay	1.5	5.5	1.5	6.0	ns
<sup>t</sup> PHL	I <sub>n</sub> to Z <sub>n</sub>	2.0	5.5	2.0	6.0	
<sup>t</sup> PLH	Propagation Delay	3.0	9.5	3.0	10.5	ns
<sup>t</sup> PHL	S to Z <sub>n</sub>	2.5	7.0	2.5	8.0	
<sup>t</sup> PZH	Output Enable Time	2.0	6.5	2.0	7.0	ns
<sup>t</sup> PZL		2.5	7.0	2.5	8.0	
<sup>t</sup> PHZ	Output Disable Time	2.0	6.0	2.0	7.0	ns
<sup>t</sup> PLZ		2.0	6.0	2.0	7.0	