

4-BIT PARALLEL ACCESS SHIFT REGISTER

The functional characteristics of the MC74F195 4-Bit Parallel Access Shift Register are indicated in the Logic Diagram and Function Table. The device is useful in a wide variety of shifting, counting, and storage applications. It performs serial, parallel, serial-to-parallel, or parallel-to-serial data transfers at very high speeds.

The MC74F195 operates in two primary modes, shift right (Q₀-Q₁) and parallel load, which are controlled by the state of the Parallel Enable (PE) input. Serial data enters the first flip-flop (Q₀) via the J and K inputs when the PE input is HIGH, and is shifted 1 bit in the direction Q₀-Q₁-Q₂-Q₃ following each LOW-to-HIGH clock transition. The J and K inputs provide the flexibility of the JK type input is made for special applications, and by tying the two pins together the simple D-type input is made for general applications. The device appears as four common clocked D flip-flops when the PE input is LOW. After the LOW-to-HIGH clock transition, data on the parallel inputs (D₀-D₃) is transferred to the respective Q₀-Q₃ outputs. Shift left operation (Q₃-Q₂) can be achieved by tying the Q_n outputs to the D_{n-1} inputs and holding the PE input LOW.

All parallel and serial data transfers are synchronous, occurring after each LOW-to-HIGH clock transition. The MC74F195 utilizes edge-triggering; therefore, there is no restriction on the activity of the J, \overline{K} , D_n , and \overline{PE} inputs for logic operation, other than the setup and hold time requirements.

A LOW on the asynchronous Master Reset (\overline{MR}) input sets all Q outputs LOW, independent of any other input condition.

- Shift Right and Parallel Load Capability
- J-K (D-Type) Inputs to First Stage
- Complement Output from Last Stage
- Asynchronous Master Reset





GND = PIN 8

FAST AND LS TTL DATA 4-104

MC74F195

GUARANTEED OPERATING RANGES

Symbol	Parameter		Min	Тур	Max	Unit
V _{CC}	Supply Voltage	74	4.5	5.0	5.5	V
Т _А	Operating Ambient Temperature Range	74	0	25	70	°C
IОН	Output Current — High	74			-1.0	mA
IOL	Output Current — Low	74			20	mA

LOGIC DIAGRAM



FUNCTION TABLE

	Inputs			Outputs							
Operating Modes		СР	PE	J	ĸ	Dn	Q ₀	Q ₁	Q ₂	Q3	\overline{Q}_3
Asynchronous Reset	L	Х	Х	Х	Х	Х	L	L	L	L	Н
Shift, Set First Stage	Н	\uparrow	h	h	h	Х	н	90	q 1	q2	q ₂
Shift, Reset First Stage	н	\uparrow	h	I	Ι	Х	L	90	q 1	q2	q ₂
Shift, Toggle First Stage	н	\uparrow	h	h	I	Х	q0	90	91	q2	q ₂
Shift, Retain First Stage	н	\uparrow	h	I	h	Х	90	90	91	q2	q ₂
Parallel Load	Н	\uparrow	I	Х	Х	d _n	d ₀	d ₁	d ₂	d3	\overline{d}_3

H = HIGH Voltage Level L = LOW Voltage Level

X = Don't Care

 d_n (q_n) = Lower case letters indicate the state of the referenced input (or output) one setup time prior to the LOW-to-HIGH clock transition. \uparrow = LOW-to-HIGH clock transition

MC74F195

			Limits						
Symbol	Parameter		Min	Тур	Max	Unit	Test Conditions		
VIH	Input HIGH Voltage		2.0			V	Guaranteed Input HIGH Voltage		
VIL	Input LOW Voltage				0.8	V	Guaranteed Input LOW Voltage		
VIK	Input Clamp Diode Voltage				-1.2	V	I _{IN} = -18 mA	$V_{CC} = MIN$	
VOH	Output HIGH Voltage	74	2.5			V	I _{OH} = -1.0 mA	$V_{CC} = 4.5 V$	
		74	2.7			V		V _{CC} = 4.75 V	
V _{OL}	Output LOW Voltage				0.5	V	I _{OL} = 20 mA	V _{CC} = 4.5 V	
IIН	Input HIGH Current				20	μA	V _{IN} = 2.7 V	V _{CC} = MAX	
					100		V _{IN} = 7.0 V		
Ι _{ΙL}	Input LOW Current				-0.6	mA	V _{CC} = MAX		
IOS	Output Short Circuit Current (Note	2)	-60		-150	mA	V _{OUT} = 0 V	V _{CC} = MAX	
ICC	Power Supply Current				38	mA	V _{CC} = MAX		

DC CHARACTERISTICS OVER OPERATING TEMPERATURE RANGE (unless otherwise specified)

NOTES:

For conditions shown as MIN or MAX, use the appropriate value specified under guaranteed operating ranges.
Not more than one output should be shorted at a time, nor for more than 1 second.

AC CHARACTERISTICS

		54/74F		74		
			⊦ 25°C + 5.0 V 50 pF	T _A = 0°C V _{CC} = 5.0 C _L = 5		
Symbol	Parameter	Min Max		Min	Max	Unit
fmax		105		90		MHz
^t PLH	Propagation Delay	2.5	7.0	2.5	8.0	ns
^t PHL	CP to Q/Q	2.5	8.0	2.5	9.0	
^t PHL	Propagation Delay, MR to Q	3.0	10	3.0	11	ns
^t PLH	Propagation Delay, $\overline{\text{MR}}$ to $\overline{\text{Q}}$	3.0	10.5	3.0	11	ns

AC OPERATING REQUIREMENTS

		74F		74		
		T _A = + 25°C		T _A = 0°C ↑		
		V _{CC} = + 5.0 V		V _{CC} = 5.0		
		C _L = 50 pF		C _L = 5		
Symbol	Parameter	Min	Min Max		Max	Unit
t _S (H)	Setup Time, HIGH or LOW J, K, D to CP	4.0		4.0		ns
t _S (L)		4.0		4.0		
t _h (H)	Hold Time, HIGH or LOW J, K, D to CP	0		1.0		ns
t _h (L)		0		1.0		
t _S (H)	Setup Time, HIGH or LOW PE to CP	8.0		9.0		ns
t _S (L)		8.0		9.0		
t _h (H)	Hold Time, HIGH or LOW \overline{PE} to CP	0		0		ns
t _h (L)		0		0		
t _w (H)	CP Pulse Width, HIGH	5.0		5.5		ns
t _w (L)	MR Pulse Width, LOW	5.0		5.0		ns
t _{rec}	Recovery Time, MR to CP	7.0		8.0		ns