

4-BIT ARITHMETIC LOGIC UNIT

The MC54/74F181 is a 4-bit Arithmetic Logic Unit (ALU) which can perform all the possible 16 logic operations on two variables and a variety of arithmetic operations. It is 40% faster than the Schottky ALU and only consumes 30% as much power.

- Provides 16 Arithmetic Operations, ie, Add, Subtract, Compare, Double, Plus Twelve Other Arithmetic Operations
- Provides all 16 Logic Operations of Two Variables, ie, Exclusive-OR, Compare, AND, NAND, OR, NOR, Plus Ten Other Logic Operations
- Full Lookahead for High-Speed Arithmetic Operation on Long Words



GUARANTEED OPERATING RANGES

Symbol	Parameter		Min	Тур	Max	Unit	
VCC	Supply Voltage	54, 74	4.5	5.0	5.5	V	
т.	Operating Ambient Temperature Dance	54	-55	25	125	°C	
Τ _Α	Operating Ambient Temperature Range	74	0	25	70		
IOH	Output Current — High	54, 74			-1.0	mA	
V _{OH}	Output Voltage — High A = B output	54, 74			5.5	V	
IOL	Output Current — Low	54, 74			20	mA	

MC54/74F181

4-BIT ARITHMETIC LOGIC UNIT

FASTTM SCHOTTKY TTL



MC54/74F181







V_{CC} = PIN 24 GND = PIN 12





MC54/74F181

	Parameter			Limits						
Symbol				Min	Тур	Max	Unit	Test Conditions		
VIH	Input HIGH Voltage						V	Guaranteed Input HIGH Voltage		
VIL	Input LOW Voltage					0.8	V	Guaranteed Input LOW Voltage		
VIK	Input Clamp Diode Vol			-1.2	V	I _{IN} = -18 mA	$V_{CC} = MIN$			
IOH	Output Current — HIGH					250	μA	V _{OH} = 5.5 V	$V_{CC} = MIN, A = E$	
Maria	Output HIGH Voltage		54, 74	2.5	3.4		V	I _{OH} = -1.0 mA	V _{CC} = 4.5 V	
VOH			74	2.7	3.4		V	I _{OH} = -1.0 mA	V _{CC} = 4.75 V	
VOL	Output LOW Voltage				0.35	0.5	V	I _{OL} = 20 mA	V _{CC} = MIN	
	Input HIGH Current					20	μA	V _{IN} = 2.7 V V _{IN} = 7.0 V		
lΗ						100	μA		V _{CC} = MAX	
	Input LOW Current	M Input A and B Inputs				-0.6	mA			
						-1.8	mA			
ΙL		S ₀₋₃ Inputs				-2.4	mA	V _{IN} = 0.5 V	V _{CC} = MAX	
		C _n Input				-3.0	mA			
I _{OS}	Output Short Circuit Current (Note 2)			-60		-150	mA	V _{OUT} = 0 V	V _{CC} = MAX	
ICC	Power Supply Current	Power Supply Current			43	65	mA	V _{CC} = MAX	•	

DC CHARACTERISTICS OVER OPERATING TEMPERATURE RANGE (unless otherwise specified)

NOTES:

1. For conditions such as MIN or MAX, use the appropriate value specified under guaranteed operating ranges.

2. Not more than one output should be shorted at a time, nor for more than 1 second.

FUNCTIONAL DESCRIPTION

The F181 is a 4-bit high-speed parallel Arithmetic Logic Unit (ALU). Controlled by the four Function Select inputs (S_0-S_3) and the Mode Control input (M), it can perform all the 16 possible logic operations or 16 different arithmetic operations on active-HIGH or active-LOW operands. The Function Table lists these operations.

When the Mode Control input (M) is HIGH, all internal carries are inhibited and the device performs logic operations on the individual bits as listed. When the Mode Control input is LOW, the carries are enabled and the device performs arithmetic operations on the two 4-bit words. The device incorporates full internal carry lookahead and provides for either ripple carry between devices using the C_{n+4} output, or for carry lookahead between packages using the signals \overline{P} (Carry Propagate) and \overline{G} (Carry Generate). In the Add mode, \overline{P} indicates that \overline{F} is 15 or more, while G indicates that F is 16 or more. In the Subtract mode, \overline{P} indicates that \overline{F} is zero or less, while \overline{G} indicates that \overline{F} is less than zero. \overline{P} and \overline{G} are not affected by carry in. When speed requirements are not stringent, it can be used in a simple Ripple Carry mode by connecting the Carry output (C_{n+4}) signal to the Carry input (Cn) of the next unit. For high-speed operation the device is used in conjunction with a carry lookahead circuit. One carry lookahead package is required for each group of four F181 devices. Carry lookahead can be provided at various levels and offers high-speed capability over extremely long word lengths.

The A = B output from the device goes HIGH when all four \overline{F} outputs are HIGH and can be used to indicate logic equivalence over four bits when the unit is in the Subtract mode. The A = B output is open collector and can be wired-AND with other A = B outputs to give a comparison for more than four bits. The A = B signal can be used with the C_{n + 4} signal to indicate A > B and A < B.

The Function Table lists the arithmetic operations that are performed without a carry in. An incoming carry adds a one to each operation. Thus, select code LHHL generates A minus B minus 1 (2s complement notation) without a carry in and generates A minus B when a carry is applied. Because subtraction is actually performed by complementary addition (1s complement), a carry out means borrow; thus a carry is generated when there is no underflow and no carry is generated when there is no underflow and no carry is generated when there is underflow. As indicated, this device can be used with either active-LOW inputs producing active-LOW outputs or with active-HIGH inputs producing active-HIGH outputs. For either case the table lists the operations that are performed to the operands labeled inside the logic symbol.

AC CHARACTERISTICS

			54	74F		54F	74F		
	Parameter		T _A = +25°C V _{CC} = +5.0 V C _L = 50 pF		T _A = −55 to +125°C V _{CC} = 5.0 V ±10% C _L = 50 pF		T _A = 0 to +70°C V _{CC} = 5.0 V ±10% C _L = 50 pF		
Symbol	Path	Mode	Min	Max	Min	Max	Min	Max	Unit
^t PLH ^t PHL	C_n to C_{n+4}		3.0 3.0	8.5 8.0	3.0 3.0	10.5 10	3.0 3.0	9.5 9.0	ns
^t PLH ^t PHL	A or B to C _{n + 4}	Sum	5.0 5.0	13 12	5.0 5.0	15 14	5.0 5.0	14 13	ns
^t PLH ^t PHL	A or B to C _{n + 4}	Dif	5.0 5.0	14 13	5.0 5.0	16 15	5.0 5.0	15 14	ns
^t PLH ^t PHL	C _n to F	Any	3.0 3.0	8.5 8.5	3.0 3.0	10.5 10.5	3.0 3.0	9.5 9.5	ns
^t PLH ^t PHL	\overline{A} or \overline{B} to \overline{G}	Sum	3.0 3.0	7.5 7.5	3.0 3.0	9.5 9.5	3.0 3.0	8.5 8.5	ns
^t PLH ^t PHL	A or B to G	Dif	3.0 3.0	8.5 9.5	3.0 3.0	10.5 11.5	3.0 3.0	9.5 10.5	ns
^t PLH ^t PHL	A or B to P	Sum	3.0 3.0	7.0 7.5	3.0 3.0	9.0 9.5	3.0 3.0	8.0 8.5	ns
^t PLH ^t PHL	A or B to P	Dif	4.0 3.5	7.5 8.5	4.0 3.5	9.5 10.5	4.0 3.5	8.5 9.5	ns
^t PLH ^t PHL	A _i or B _i to F _i	Sum	3.0 3.0	9.0 10	3.0 3.0	11 11	3.0 3.0	10 10	ns
^t PLH ^t PHL	A _i or B _i to F _i	Dif	3.0 3.0	11 11	3.0 3.0	13 13	3.0 3.0	12 12	ns
^t PLH ^t PHL	Any Ā or Β to Any F	Sum	4.0 4.0	10.5 10	4.0 4.0	12.5 12	4.0 4.0	11.5 11	ns
^t PLH ^t PHL	Any Ā or B to Any F	Dif	4.5 4.5	12 12	4.5 4.5	14 14	4.5 4.5	13 13	ns
^t PLH ^t PHL	A or B to F	Logic	4.0 4.0	9.0 10	4.0 4.0	11 12	4.0 4.0	10 11	ns
^t PLH ^t PHL	A or B to A = B	Dif	11 7.0	27 12.5	11 7.0	31 14.5	11 7.0	29 13.5	ns

MC54/74F181

Mode Select Inputs			t		ve-LOW Operands & F _n Outputs	Active-HIGH Operands & F _n Outputs		
S3	S ₂	s ₁	S ₀	Logic (M = H)	Arithmetic** (M = L) (C _n = L)	Logic (M = H)	Arithmetic** (M = L) (C _n = H)	
L	L	L	L	Ā	A minus 1	Ā	A	
L	L	L	Н	AB	AB minus 1	A + B	A + B	
L	L	н	L	Ā+B	AB minus 1	ĀB	A + B	
L	L	Н	Н	Logic 1	minus 1	Logic 0	minus 1	
L	н	L	L	A + B	A plus (A + \overline{B})	AB	A plus AB	
L	Н	L	Н	В	AB plus (A + B)	B	(A + B) plus AB	
L	Н	н	L	A ⊕ B	A minus B minus 1	A ⊕ B	A minus B minus 1	
L	Н	Н	Н	A + B	A + B	AB	AB minus 1	
н	L	L	L	ĀB	A plus (A + B)	Ā+B	A plus AB	
н	L	L	Н	A ⊕ B	A plus B	$A \oplus B$	A plus B	
н	L	н	L	в	AB plus (A + B)	В	(A + B) plus AB	
н	L	Н	Н	A + B	A + B	AB	AB minus 1	
н	н	L	L	Logic 0	A plus A*	Logic 1	A plus A*	
н	Н	L	Н	AB	AB plus A	A + B	(A + B) plus A	
н	н	Н	L	AB	AB minus A	A + B	$(A + \overline{B})$ plus A	
н	Н	Н	Н	А	A	А	A minus 1	
Each bit is obified to the next more significant position								

FUNCTION TABLE

*Each bit is shifted to the next more significant position. **Arithmetic operations expressed in 2s complement notation. H = HIGH Voltage Level L = LOW Voltage Level