

# 256KB and 512KB BurstRAM™ Secondary Cache Module for Pentium™

The MCM72BB32SG and MCM72BB64SG are designed to provide a burstable, high performance, 256K/512K L2 cache for the Pentium microprocessor. The modules are configured as 32K x 72 and 64K x 72 bits in a 160 pin card edge memory module. Each module uses four of Motorola's MCM67B518 or MCM67B618 BiCMOS BurstRAMs.

Bursts can be initiated with either address status processor ( $\overline{\text{ADSP}}$ ) or address status controller ( $\overline{\text{ADSC}}$ ). Subsequent burst addresses are generated internal to the BurstRAM by the burst advance ( $\overline{\text{ADV}}$ ) input pin.

Write cycles are internally self timed and are initiated by the rising edge of the clock (K) input. Eight write enables are provided for byte write control.


The cache family is designed to interface with popular Pentium cache controllers with on board tag.

PD0 – PD2 are reserved for density identification.

- Pentium-style Burst Counter on Board
- 160 Pin Card Edge Module
- Single 5 V  $\pm$  5% Power Supply
- All Inputs and Outputs are TTL Compatible
- Three State Outputs
- Byte Parity
- Byte Write Capability
- Fast Module Clock Rates: 66 MHz, 60 MHz
- Decoupling Capacitors for each Fast Static RAM
- High Quality Multi-Layer FR4 PWB With Separate Power and Ground Planes
- I/Os are 3.3 V Compatible
- Burndy Connector, Part Number: CELP2X80SC3Z48

## MCM72BB32 MCM72BB64

160-LEAD  
CARD EDGE  
CASE 1113-01  
TOP VIEW



BurstRAM is a trademark of Motorola.  
Pentium is a trademark of Intel Corp.

REV 1  
5/95

**PIN ASSIGNMENT  
160-LEAD CARD EDGE MODULE  
TOP VIEW**

<b>PD2</b>	<b>PD1</b>	<b>PD0</b>	<b>Cache Size</b>	<b>Module</b>
VSS	VSS	NC	256KB	72BB32SG
VSS	VSS	VSS	512KB	72BB64SG


<b>PIN NAMES</b>	
A3 – A18	Address Inputs
K0, K1	Clock
W0 – W7	Byte Write
E0, E1	Module Enable
G0, G1	Module Output Enable
DQ0 – DQ63	Cache Data Input/Output
DQP0 – DQP7	Data Parity Input/Output
ADSC0, ADSC1	Controller Address Status
ADSP0, ADSP1	Processor Address Status
ADV0, ADV1	Burst Advance
PD0 – PD2	Presence Detect
VCC5	+ 5 V Power Supply
VSS	Ground

VSS	81	1	VSS
DQ63	82	2	DQ62
VCC5	83	3	VCC3*
DQ61	84	4	DQ60
VCC5	85	5	VCC3*
DQ59	86	6	DQ58
DQ57	87	7	DQ56
VSS	88	8	VSS
DQP7	89	9	DQP6
DQ55	90	10	DQ54
DQ53	91	11	DQ52
DQ51	92	12	DQ50
VSS	93	13	VSS
DQ49	94	14	DQ48
DQ47	95	15	DQ46
DQ45	96	16	DQ44
DQ43	97	17	DQ42
VSS	98	18	VSS
DQ41	99	19	DQ40
DQP5	100	20	DQP4
DQ39	101	21	DQ38
DQ37	102	22	DQ36
DQ35	103	23	DQ34
VSS	104	24	VSS
DQ33	105	25	DQ32
DQ31	106	26	DQ30
DQ29	107	27	DQ28
DQ27	108	28	DQ26
DQ25	109	29	DQ24
VSS	110	30	VSS
DQP3	111	31	DQP2
DQ23	112	32	DQ22
DQ21	113	33	DQ20
VCC5	114	34	VCC3*
DQ19	115	35	DQ18
VSS	116	36	VSS
DQ17	117	37	DQ16
VCC5	118	38	VCC3*
DQ15	119	39	DQ14
DQ13	120	40	DQ12
VSS	121	41	VSS
DQ11	122	42	DQ10
VCC5	123	43	VCC3*
DQ9	124	44	DQ8
DQP1	125	45	DQP0
VCC5	126	46	VCC3*
DQ7	127	47	DQ6
DQ5	128	48	DQ4
DQ3	129	49	DQ2
DQ1	130	50	DQ0
VSS	131	51	VSS
A3B	132	52	A3A
A4B	133	53	A4A
A5B	134	54	A5A
A6B	135	55	A6A
A7	136	56	A8
VSS	137	57	VSS
A9	138	58	A10
A11	139	59	A12
A13	140	60	A14
A15	141	61	A16
A17	142	62	A18**
VSS	143	63	VSS
*A19	144	64	PD0
PD1	145	65	PD2
K0	146	66	K1
*K2	147	67	K3*
VSS	148	68	VSS
W7	149	69	W6
W5	150	70	W4
W3	151	71	W2
W1	152	72	W0
VSS	153	73	VSS
ADSC1	154	74	ADSC0
E1	155	75	E0
ADV1	156	76	ADV0
G1	157	77	G0
VCC5	158	78	VCC3*
ADSP1	159	79	ADSP0
VSS	160	80	VSS


\* No Connect for MCM72BB32/MCM72BB64

\*\* No Connect for MCM72BB32


## 64K x 72 BurstRAM MEMORY MODULE BLOCK DIAGRAM



## 32K x 72 BurstRAM MEMORY MODULE BLOCK DIAGRAM



### MCM67B618 BLOCK DIAGRAM (See Note)



NOTE: All registers are positive-edge triggered. The ADSC or ADSP signals control the duration of the burst and the start of the next burst. When ADSP is sampled low, any ongoing burst is interrupted and a read (independent of W and ADSC) is performed using the new external address. Alternatively, an ADSP-initiated two cycle WRITE can be performed by asserting ADSP and a valid address on the first cycle, then negating both ADSP and ADSC and asserting LW and/or UW with valid data on the second cycle (see Single Write Cycle in WRITE CYCLES timing diagram).

When ADSC is sampled low (and ADSP is sampled high), any ongoing burst is interrupted and a read or write (dependent on W) is performed using the new external address. Chip enable (E) is sampled only when a new base address is loaded. After the first cycle of the burst, ADV controls subsequent burst cycles. When ADV is sampled low, the internal address is advanced prior to the operation. When ADV is sampled high, the internal address is not advanced, thus inserting a wait state into the burst sequence accesses. Upon completion of a burst, the address will wrap around to its initial state. See **BURST SEQUENCE TABLE**. Write refers to either or both byte write enables (LW, UW).

### BURST SEQUENCE TABLE (See Note)

External Address	A15 – A2	A1	A0
1st Burst Address	A15 – A2	A1	<u>A0</u>
2nd Burst Address	A15 – A2	A1	<u>A0</u>
3rd Burst Address	A15 – A2	<u>A1</u>	A0
	A15 – A2	A1	A0

NOTE: The burst wraps around to its initial state upon completion.

### SYNCHRONOUS TRUTH TABLE (See Notes 1, 2, and 3)

<b><math>\bar{E}</math></b>	<b><math>\bar{ADSP}</math></b>	<b><math>\bar{ADSC}</math></b>	<b><math>\bar{ADV}</math></b>	<b><math>\bar{UW}</math> or <math>\bar{LW}</math></b>	<b>K</b>	<b>Address Used</b>	<b>Operation</b>
H	L	X	X	X	L-H	N/A	Deselected
H	X	L	X	X	L-H	N/A	Deselected
L	L	X	X	X	L-H	External Address	Read Cycle, Begin Burst
L	H	L	X	L	L-H	External Address	Write Cycle, Begin Burst
L	H	L	X	H	L-H	External Address	Read Cycle, Begin Burst
X	H	H	L	L	L-H	Next Address	Write Cycle, Continue Burst
X	H	H	L	H	L-H	Next Address	Read Cycle, Continue Burst
X	H	H	H	L	L-H	Current Address	Write Cycle, Suspend Burst
X	H	H	H	H	L-H	Current Address	Read Cycle, Suspend Burst

NOTES:

1. X means Don't Care.
2. All inputs except  $\bar{G}$  must meet setup and hold times for the low-to-high transition of clock (K).
3. Wait states are inserted by suspending burst.

### ASYNCHRONOUS TRUTH TABLE (See Notes 1 and 2)

<b>Operation</b>	<b><math>\bar{G}</math></b>	<b>I/O Status</b>
Read	L	Data Out
Read	H	High-Z
Write	X	High-Z — Data In
Deselected	X	High-Z

NOTES:

1. X means Don't Care.
2. For a write operation following a read operation,  $\bar{G}$  must be high before the input data required setup time and held high through the input data hold time.

### ABSOLUTE MAXIMUM RATINGS (Voltages Referenced to $V_{SS} = 0$ V)

<b>Rating</b>	<b>Symbol</b>	<b>Value</b>	<b>Unit</b>
Power Supply Voltage	$V_{CC}$	-0.5 to +7.0	V
Voltage Relative to $V_{SS}$ for Any Pin Except $V_{CC}$	$V_{in}, V_{out}$	-0.5 to $V_{CC} + 0.5$	V
Output Current (per I/O)	$I_{out}$	$\pm 30$	mA
Power Dissipation	$P_D$	6.0	W
Temperature Under Bias	$T_{bias}$	-10 to +85	°C
Operating Temperature	$T_A$	0 to +70	°C
Storage Temperature	$T_{stg}$	-55 to +125	°C

NOTE: Permanent device damage may occur if ABSOLUTE MAXIMUM RATINGS are exceeded. Functional operation should be restricted to RECOMMENDED OPERATING CONDITIONS. Exposure to higher than recommended voltages for extended periods of time could affect device reliability.

This device contains circuitry to protect the inputs against damage due to high static voltages or electric fields; however, it is advised that normal precautions be taken to avoid application of any voltage higher than maximum rated voltages to this high-impedance circuit.

This device contains circuitry that will ensure the output devices are in High-Z at power up.

## DC OPERATING CONDITIONS AND CHARACTERISTICS

(V<sub>CC</sub> = 5.0 V ± 5%, T<sub>A</sub> = 0 to + 70°C, Unless Otherwise Noted)

### RECOMMENDED OPERATING CONDITIONS (Voltages referenced to V<sub>SS</sub> = 0 V)

Parameter	Symbol	Min	Max	Unit
Supply Voltage (Operating Voltage Range)	V <sub>CC</sub>	4.75	5.25	V
Input High Voltage	V <sub>IH</sub>	2.2	V <sub>CC</sub> + 0.3**	V
Input Low Voltage	V <sub>IL</sub>	-0.5*	0.8	V

\* V<sub>IL</sub> (min) = -0.5 V dc; V<sub>IL</sub> (min) = -2.0 V ac (pulse width ≤ 20.0 ns) for I ≤ 20.0 mA.

\*\* V<sub>IH</sub> (max) = V<sub>CC</sub> + 0.3 V dc; V<sub>IH</sub> (max) = V<sub>CC</sub> + 2.0 V ac (pulse width ≤ 20.0 ns) for I ≤ 20.0 mA.

### DC CHARACTERISTICS AND SUPPLY CURRENTS

Parameter	Symbol	Min	Max	Unit
Input Leakage Current (All Inputs, V <sub>in</sub> = 0 to V <sub>CC</sub> )	I <sub>lk</sub> (I)	—	± 1.0	µA
Output Leakage Current ( $\bar{G} = V_{IH}$ )	I <sub>lk</sub> (O)	—	± 1.0	µA
AC Supply Current ( $\bar{G} = V_{IH}$ , $\bar{E} = V_{IL}$ , I <sub>out</sub> = 0 mA, All Inputs = V <sub>IL</sub> or V <sub>IH</sub> , V <sub>IL</sub> = 0.0 V and V <sub>IH</sub> ≥ 3.0 V, Cycle Time ≥ t <sub>KHHK</sub> min)	I <sub>CCA66</sub> I <sub>CCA60</sub>	—	1100 1060	mA
AC Standby Current ( $\bar{E} = V_{IH}$ , I <sub>out</sub> = 0 mA, All Inputs = V <sub>IL</sub> and V <sub>IH</sub> , V <sub>IL</sub> = 0.0 V and V <sub>IH</sub> ≥ 3.0 V, Cycle Time ≥ t <sub>KHHK</sub> min)	I <sub>SB1</sub>	—	380	mA
Output Low Voltage (I <sub>OL</sub> = + 8.0 mA)	V <sub>OL</sub>	—	0.4	V
Output High Voltage (I <sub>OH</sub> = - 4.0 mA)	V <sub>OH</sub>	2.4	3.3	V

NOTE: Good decoupling of the local power supply should always be used. DC characteristics are guaranteed for all possible Pentium bus cycles.

### CAPACITANCE (f = 1.0 MHz, dV = 3.0 V, T<sub>A</sub> = 25°C, Periodically Sampled Rather Than 100% Tested)

Parameter	Symbol	Max	Unit
Input Capacitance (A7 – A18)	C <sub>in</sub>	20	pF
Input Capacitance (A3x – A6x, ADSPx, ADSCx, ADVx, Kx, Gx, Ex, Wx)	C <sub>in</sub>	10	pF
Input/Output Capacitance (DQ0 – DQ63, DQP0 – DQP7)	C <sub>I/O</sub>	8	pF

## AC OPERATING CONDITIONS AND CHARACTERISTICS

(V<sub>CC</sub> = 5.0 V ± 5%, T<sub>A</sub> = 0 to + 70°C, Unless Otherwise Noted)

Input Timing Measurement Reference Level .....	1.5 V	Output Timing Reference Level .....	1.5 V
Input Pulse Levels .....	0 to 3.0 V	Output Load .....	See Figure 1A Unless Otherwise Noted
Input Rise/Fall Time .....	3 ns		



### READ/WRITE CYCLE TIMING (See Notes 1, 2, and 3) (Wx refers to any or all byte write enables)


Parameter	Symbol	MCM72BB64SG66		MCM72BB64SG60		Unit	Notes
		Min	Max	Min	Max		
Cycle Time	t <sub>KHKH</sub>	15	—	16.7	—	ns	
Clock Access Time	t <sub>KHQV</sub>	—	9	—	10	ns	4
Output Enable to Output Valid	t <sub>GLQV</sub>	—	5	—	5	ns	
Clock High to Output Active	t <sub>KHQX1</sub>	6	—	6	—	ns	
Clock High to Output Change	t <sub>KHQX2</sub>	3	—	3	—	ns	
Output Enable to Output Active	t <sub>GLQX</sub>	0	—	0	—	ns	
Output Disable to Q High-Z	t <sub>GHQZ</sub>	2	6	2	6	ns	5
Clock High to Q High-Z	t <sub>KHQZ</sub>	—	6	—	6	ns	
Clock High Pulse Width	t <sub>KHKL</sub>	5	—	5	—	ns	
Clock Low Pulse Width	t <sub>KLKH</sub>	5	—	5	—	ns	
Setup Times:							
Address	t <sub>AVKH</sub>	2.5	—	2.5	—	ns	6
Address Status	t <sub>ADSVKH</sub>						
Data In	t <sub>DVKH</sub>						
Write	t <sub>WVKH</sub>						
Address Advance	t <sub>ADVVKH</sub>						
Chip Enable	t <sub>EVKH</sub>						
Hold Times:							
Address	t <sub>KHAX</sub>	0.5	—	0.5	—	ns	6
Address Status	t <sub>KHADSX</sub>						
Data In	t <sub>KHDX</sub>						
Write	t <sub>KHWX</sub>						
Address Advance	t <sub>KHADVX</sub>						
Chip Enable	t <sub>KHEX</sub>						

#### NOTES:

1. A read cycle is defined by  $\overline{UW}$  and  $\overline{LW}$  high or  $\overline{ADSP}$  low for the setup and hold times. A write cycle is defined by  $\overline{LW}$  or  $\overline{UW}$  low and  $\overline{ADSP}$  high for the setup and hold times.
2. All read and write cycle timings are referenced from K or  $\overline{G}$ .
3.  $\overline{G}$  is a don't care when  $\overline{UW}$  or  $\overline{LW}$  is sampled low.
4. Maximum access times are guaranteed for all possible Pentium external bus cycles.
5. Transition is measured  $\pm 500$  mV from steady-state voltage with load of Figure 1B. This parameter is sampled rather than 100% tested. At any given voltage and temperature, t<sub>KHQZ</sub> max is less than t<sub>KHQZ1</sub> min for a given device and from device to device.
6. This is a synchronous device. All addresses must meet the specified setup and hold times for **ALL** rising edges of K whenever  $\overline{ADSP}$  or  $\overline{ADSC}$  is low, and the chip is selected. All other synchronous inputs must meet the specified setup and hold times for **ALL** rising edges of K when the chip is enabled. Chip enable must be valid at each rising edge of clock for the device (when  $\overline{ADSP}$  or  $\overline{ADSC}$  is low) to remain enabled.


## AC TEST LOADS






**NOTE:**  $Q(A_2)$  represents the first output data from the base address  $A_2$ ;  $Q(A_2 + 1)$  represents the next output data in the burst sequence with  $A_2$  as the base address.


WRITE CYCLES



### COMBINATION READ/WRITE CYCLE




## APPLICATION EXAMPLE



512K Byte Burstable, Secondary Cache  
Using MCM72BB64SG66 with a 66 MHz Pentium

**Figure 2**





## ORDERING INFORMATION (Order by Full Part Number)



Full Part Numbers — MCM72BB32SG66      MCM72BB32SG60  
 MCM72BB64SG66      MCM72BB64SG60

## PACKAGE DIMENSIONS

**CARD EDGE MODULE  
160-LEAD  
CASE 1113-01**



### NOTES:

1. DIMENSIONING AND TOLERANCING PER ANSI Y14.5M, 1982.
2. CONTROLLING DIMENSION: INCH.
3. CARD THICKNESS APPLIES ACROSS TABS AND INCLUDES PLATING AND/OR METALLIZATION.
4. DIMENSIONS C AND V DEFINE A DOUBLE-SIDED MODULE.
5. DIMENSION AB DEFINES OPTIONAL SINGLE-SIDED MODULE.
6. STRAIGHTNESS CALLOUT APPLIES TO TAB AREA ONLY.

DIM	INCHES		MILLIMETERS	
	MIN	MAX	MIN	MAX
A	4.330	4.350	109.98	110.49
B	1.290	1.310	32.77	33.27
C	—	0.454	—	11.53
D	0.033	0.037	0.84	0.94
E	2.265	2.275	57.53	57.79
F	0.075 BSC	—	1.91 BSC	—
G	0.050 BSC	—	1.27 BSC	—
H	—	0.030	—	0.51
J	0.055	0.069	1.40	1.75
K	0.210	—	5.33	—
L	1.955	1.965	49.66	49.91
M	2.155	2.165	54.74	54.99
N	0.110 REF	—	2.79 REF	—
P	0.125	—	3.18	—
R	0.285	0.305	7.24	7.75
V	0.157	—	3.99	—
W	0.040	0.060	1.02	1.52
AB	—	0.262	—	6.66
AC	0.072	0.076	1.83	1.93

Motorola reserves the right to make changes without further notice to any products herein. Motorola makes no warranty, representation or guarantee regarding the suitability of its products for any particular purpose, nor does Motorola assume any liability arising out of the application or use of any product or circuit, and specifically disclaims any and all liability, including without limitation consequential or incidental damages. "Typical" parameters can and do vary in different applications. All operating parameters, including "Typicals" must be validated for each customer application by customer's technical experts. Motorola does not convey any license under its patent rights nor the rights of others. Motorola products are not designed, intended, or authorized for use as components in systems intended for surgical implant into the body, or other applications intended to support or sustain life, or for any other application in which the failure of the Motorola product could create a situation where personal injury or death may occur. Should Buyer purchase or use Motorola products for any such unintended or unauthorized application, Buyer shall indemnify and hold Motorola and its officers, employees, subsidiaries, affiliates, and distributors harmless against all claims, costs, damages, and expenses, and reasonable attorney fees arising out of, directly or indirectly, any claim of personal injury or death associated with such unintended or unauthorized use, even if such claim alleges that Motorola was negligent regarding the design or manufacture of the part. Motorola and **TM** are registered trademarks of Motorola, Inc. Motorola, Inc. is an Equal Opportunity/Affirmative Action Employer.

**Literature Distribution Centers:**

USA/EUROPE: Motorola Literature Distribution; P.O. Box 20912; Phoenix, Arizona 85036.

JAPAN: Nippon Motorola Ltd.; 4-32-1, Nishi-Gotanda, Shinagawa-ku, Tokyo 141, Japan.

ASIA PACIFIC: Motorola Semiconductors H.K. Ltd.; Silicon Harbour Center, No. 2 Dai King Street, Tai Po Industrial Estate, Tai Po, N.T., Hong Kong.



**MOTOROLA**



---

MCM72BB32/D

