


C-MOS 8-BIT MICRO CONTROLLER

—TOP VIEW—



PIN NO.	I/O	SIGNAL	PIN NO.	I/O	SIGNAL	PIN NO.	I/O	SIGNAL	PIN NO.	I/O	SIGNAL
1	I/O	AD0/SCLK	9	—	VDD3	17	I	SYNC	25	I/O	PLLTD
2	I/O	AD1/SDATA	10	I	SDI/AS	18	I	VDATA	26	I	TEST
3	I/O	AD2/SWIN	11	I/O	SDO/RW	19	—	GND	27	I	PAR/SER
4	I/O	AD3	12	I	SCK/E	20	—	GND	28	I	RESET
5	I/O	AD4	13	I	CS	21	I	XFC	29	O	BUSY
6	I/O	AD5	14	I	CSA	22	—	VDD1	30	—	GND
7	I/O	AD6	15	—	GND	23	—	VDD3	31	I	OSC1
8	I/O	AD7	16	—	VDD2	24	I/O	PLLTA	32	O	OSC2

INPUT

AD0 - AD7 : ADDRESS/DATA BUS
AS : EXPANDED INTERFACE ADDRESS STROBE
 $\overline{\text{CS}}$: CHIP SELECT
CSA : ALTERNATE CHIP SELECT
E : EXTERNAL PULL-UP RESISTOR CONNECTION
OSC1 : OSCILLATOR
PAR/ $\overline{\text{SER}}$: EXPANDED INTERFACE/SERIAL COMMUNICATION INTERFACE
RESET : RESET
 $\overline{\text{SCK}}$: CLOCK
 $\overline{\text{SDI}}$: SERIAL COMMUNICATION DATA
 $\overline{\text{SYNC}}$: SYNCHRONIZATION SIGNAL
TEST : (FOR TEST)
VDATA : VIDEO SIGNAL
XFC : EXTERNAL PASSIVE COMPONENTS CONNECTION

OUTPUT

BUSY : EXTRACTION REGISTER BUSY
OSC2 : OSCILLATOR
SCLK : DATA SLICER SAMPLING CLOCK
SDATA : DATA SLICER SAMPLED DATA
SDO : SERIAL COMMUNICATION DATA
SWIN : DATA SLICER WINDOW

INPUT/OUTPUT

PLLTA : ANALOG TEST FOR THE EXTRACTION MODULE PLL
PLLTD : DIGITAL TEST FOR THE EXTRACTION MODULE PLL
 $\overline{\text{RW}}$: MEMORY READ/ $\overline{\text{WRITE}}$

