

C-MOS 32-BIT MICROPROCESSOR
- BOTTOM VIEW -

[illegible]

(V_{DD} = +5V)

PIN No.	I/O	SIGNAL	PIN No.	I/O	SIGNAL	PIN No.	I/O	SIGNAL	PIN No.	I/O	SIGNAL
1A	I	$\overline{\text{BR}}$	3F	–	GND	7L	–	GND	11J	–	GND
1B	O	$\overline{\text{RMC}}$	3G	–	GND	7M	I/O	D20	11K	I/O	D5
1C	O	FC1	3H	–	V _{DD}	7N	I/O	D19	11L	I/O	D7
1D	O	FC2	3J	–	GND	8A	O	A21	11M	I/O	D9
1E	I	CLK	3K	O	SIZ1	8B	O	A20	11N	I/O	D13
1F	I	$\overline{\text{DSACK0}}$	3L	O	$\overline{\text{R/W}}$	8C	O	A18	12A	O	A13
1G	I	$\overline{\text{STERM}}$	3M	I/O	D29	8L	–	GND	12B	O	A8
1H	I	$\overline{\text{BERR}}$	3N	I/O	D26	8M	I/O	D17	12C	O	A5
1J	I	$\overline{\text{CBACK}}$	4A	O	A28	8N	I/O	D18	12D	O	A3
1K	O	$\overline{\text{CBREQ}}$	4B	O	A29	9A	O	A19	12E	–	NC
1L	I	C1IN	4C	O	A1	9B	O	A16	12F	I/O	$\overline{\text{RESET}}$
1M	O	$\overline{\text{DBEN}}$	4D	–	V _{DD}	9C	–	GND	12G	I	$\overline{\text{IPL2}}$
1N	I/O	D31	4K	–	V _{DD}	9L	–	GND	12H	I	$\overline{\text{CDIS}}$
2A	O	A0	4L	I/O	D30	9M	I/O	D14	12J	O	$\overline{\text{STATUS}}$
2B	O	$\overline{\text{BG}}$	4M	I/O	D27	9N	I/O	D16	12K	I/O	D1
2C	O	$\overline{\text{C1OUT}}$	4N	I/O	D25	10A	O	A17	12L	I/O	D4
2D	O	FC0	5A	O	A26	10B	O	A14	12M	I/O	D6
2E	I	$\overline{\text{AVEC}}$	5B	O	A27	10C	O	A11	12N	I/O	D11
2F	–	V _{DD}	5C	–	GND	10D	–	V _{DD}	13A	O	A10
2G	I	$\overline{\text{DSACK1}}$	5L	–	GND	10K	–	V _{DD}	13B	O	A7
2H	I/O	$\overline{\text{HALT}}$	5M	I/O	D24	10L	I/O	D10	13C	O	A4
2J	O	$\overline{\text{AS}}$	5N	I/O	D23	10M	I/O	D12	13D	O	A2
2K	O	$\overline{\text{DS}}$	6A	O	A24	10N	I/O	D15	13E	O	$\overline{\text{IPEND}}$
2L	O	SIZ0	6B	O	A25	11A	O	A15	13F	–	NC
2M	O	$\overline{\text{ECS}}$	6C	–	V _{DD}	11B	O	A12	13G	I	$\overline{\text{IPL1}}$
2N	I/O	D28	6L	–	V _{DD}	11C	O	A9	13H	I	$\overline{\text{IPL0}}$
3A	O	A30	6M	I/O	D22	11D	O	A6	13J	O	$\overline{\text{REFILE}}$
3B	O	A31	6N	I/O	D21	11E	–	GND	13K	I/O	D0
3C	I	$\overline{\text{BGACK}}$	7A	O	A23	11F	–	V _{DD}	13L	I/O	D2
3D	O	$\overline{\text{OCS}}$	7B	O	A22	11G	–	GND	13M	I/O	D3
3E	–	GND	7C	–	GND	11H	–	V _{DD}	13N	I/O	D8

13K	D0	A0	2A
12K	D1	A1	4C
13L	D2	A2	13D
13M	D3	A3	12D
12L	D4	A4	13C
11K	D5	A5	12C
12M	D6	A6	11D
11L	D7	A7	13B
13N	D8	A8	12B
11M	D9	A9	11C
10L	D10	A10	13A
12N	D11	A11	10C
10M	D12	A12	11B
11N	D13	A13	12A
9M	D14	A14	10B
10N	D15	A15	11A
9N	D16	A16	9B
8M	D17	A17	10A
8N	D18	A18	8C
7N	D19	A19	9A
7M	D20	A20	8B
6N	D21	A21	8A
6M	D22	A22	7B
5N	D23	A23	7A
5M	D24	A24	6A
4N	D25	A25	6B
3N	D26	A26	5A
4M	D27	A27	5B
2N	D28	A28	4A
3M	D29	A29	4B
4L	D30	A30	3A
1N	D31	A31	3B
13H	IPL0	FC0	2D
13G	IPL1	FC1	1C
12G	IPL2	FC2	1D
1F	DSACK0	SIZ0	2L
2G	DSACK1	SIZ1	3K
2E	AVEC	AS	2J
1M	BERR	BG	2B
3C	BGACK	CBREQ	1K
1A	BR	CIOUT	2C
1J	CBACK	DBEN	1M
12H	CDIS	DS	2K
1L	CIIN	ECS	2M
1E	CLK	IPEND	13E
1G	STERM	OCS	3D
12F	RESET	RMC	1B
2H	HALT	REFILE	13J
		R/W	3L
		STATUS	12J

INPUT

$\overline{\text{AVEC}}$	: AUTO VECTOR
$\overline{\text{BERR}}$	: BUS ERROR
$\overline{\text{BGACK}}$	: BUS GRANT ACKNOWLEDGE
$\overline{\text{BR}}$	: BUS REQUEST
$\overline{\text{CDIS}}$	: CACHE DISABLE
$\overline{\text{CIIN}}$	: CACHE INHIBIT IN
$\overline{\text{CLK}}$	: CLOCK
$\overline{\text{DSACK0}}, \overline{\text{DSACK1}}$	: DATA TRANSFER AND SIZE ACKNOWLEDGE
$\overline{\text{IPL0}}\text{--}\overline{\text{IPL2}}$	: INTERRUPT PRIORITY LEVEL
$\overline{\text{STERM}}$	: SYNCHRONOUS TERMINATION

OUTPUT

A0–A31	: ADDRESS BUS
$\overline{\text{AS}}$	: ADDRESS STROBE
$\overline{\text{BG}}$	: BUS GRANT
$\overline{\text{CBREQ}}$	: CACHE BURST REQUEST
$\overline{\text{CIOUT}}$	: CACHE INHIBIT OUT
$\overline{\text{DBEN}}$	: DATA BUFFER ENABLE
$\overline{\text{DS}}$	: DATA STROBE
$\overline{\text{ECS}}$	: EXTERNAL CYCLE START
FC0–FC2	: FUNCTION CODES
$\overline{\text{IPEND}}$	: INTERRUPT PENDING
$\overline{\text{OCS}}$	: OPERAND CYCLE START
$\overline{\text{R/W}}$	: READ/WRITE
$\overline{\text{REFILE}}$	: PIPE REFILL
$\overline{\text{RMC}}$	: READ-MODIFY-WRITE CYCLE
SIZ0, SIZ1	: SIZE
$\overline{\text{STATUS}}$	: MICROSEQUENCER STATUS

INPUT/OUTPUT

D0–D31	: DATA BUS
$\overline{\text{HALT}}$	: HALT
$\overline{\text{RESET}}$	: RESET

