Product Preview

1M x 64 Bit Dynamic Random Access Memory Module


The MCM64T116 is a dynamic random access memory (DRAM) module organized as 1,048,576 x 64 bits. The module is a JEDEC—standard 168–lead dual—in—line memory module (DIMM) with 84 separate contacts per side, consisting of four MCM518160A DRAMs housed in standard 400–mil packages (TSOP), mounted on a substrate along with two 0.22 μF (min) decoupling capacitors mounted adjacent to each DRAM. Buffering is provided for address and all clock pins except RAS. The MCM518160A is a CMOS high speed dynamic random access memory organized as 1,048,576 sixteen—bit words and fabricated with CMOS silicon—gate process technology.

- Three-State Data Output
- Early–Write Common I/O Capability
- · Fast Page Mode Capability
- TTL-Compatible Inputs and Outputs
- RAS-Only Refresh
- CAS Before RAS Refresh
- · Hidden Refresh
- 1024 Cycle Refresh: 16 ms (Max)
- Consists of Four 1M x 16 DRAMs, Eight 0.22 μF (Min) Decoupling Capacitors, and Two 16–Bit Buffers
- Unlatched Data Out at Cycle End Allows Two Dimensional Chip Selection
- Presence Detect Enable (PDE) Controls Access to 8 Bits of Buffered PD Information
- Notch Keys Prevent Accidental Insertion in Low Voltage (3.3 V) Systems
- Fast Access Time (t_{RAC}): MCM64T116-60 = 60 ns (Max) MCM64T116-70 = 70 ns (Max)
- Low Active Power Dissipation: MCM64T116-60 = 828 mW (Max)
 MCM64T116-70 = 700 mW (Max)
- Low Standby Power Dissipation: TTL Levels = 80 mW (Max)
 CMOS Levels = 76 mW (Max)

PIN N	IAMES
A0, B0, A1 – A9 Address Inputs CAS0 – CAS7 Column Address Strobe WE0, WE2 Write Enable PD1 – PD8 Buffered Presence Detect PDE Presence Detect Output Enable VSS Ground	DQ0 – DQ70* Data Input/Output RAS0, RAS2 Row Address Strobe G0, G2 Output Enable ID0, ID1 Unbuffered ID Bit VCC Power (+ 5 V) NC No Connection

^{*}DQ8, DQ17, DQ26, DQ35, DQ44, DQ53, and DQ62 are not present on 64 bit modules.

MCM64T116



This document contains information on a new product under development. Motorola reserves the right to change or discontinue this product without notice.

10/95



1M x 64 168 DIMM Pinout

Front Side					Back Side										
Pin	Name	Pin	Name	Pin	Name	Pin	Name	Pin	Name	Pin	Name	Pin	Name	Pin	Name
1	VSS	22	NC	43	VSS	64	NC	85	VSS	106	NC	127	VSS	148	NC
2	DQ0	23	VSS	44	G2	65	DQ25	86	DQ36	107	VSS	128	NC	149	DQ61
3	DQ1	24	NC	45	RAS2	66	NC	87	DQ37	108	NC	129	NC	150	NC
4	DQ2	25	NC	46	CAS4	67	DQ27	88	DQ38	109	NC	130	CAS5	151	DQ63
5	DQ3	26	Vcc	47	CAS6	68	VSS	89	DQ39	110	VCC	131	CAS7	152	Vss
6	Vcc	27	WE0	48	WE2	69	DQ28	90	Vcc	111	NC	132	PDE	153	DQ64
7	DQ4	28	CAS0	49	Vcc	70	DQ29	91	DQ40	112	CAS1	133	Vcc	154	DQ65
8	DQ5	29	CAS2	50	NC	71	DQ30	92	DQ41	113	CAS3	134	NC	155	DQ66
9	DQ6	30	RAS0	51	NC	72	DQ31	93	DQ42	114	NC	135	NC	156	DQ67
10	DQ7	31	G0	52	DQ18	73	VCC	94	DQ43	115	NC	136	DQ54	157	Vcc
11	NC	32	VSS	53	DQ19	74	DQ32	95	NC	116	V _{SS}	137	DQ55	158	DQ68
12	VSS	33	A0	54	VSS	75	DQ33	96	VSS	117	A1	138	VSS	159	DQ69
13	DQ9	34	A2	55	DQ20	76	DQ34	97	DQ45	118	A3	139	DQ56	160	DQ70
14	DQ10	35	A4	56	DQ21	77	NC	98	DQ46	119	A5	140	DQ57	161	NC
15	DQ11	36	A6	57	DQ22	78	VSS	99	DQ47	120	A7	141	DQ58	162	Vss
16	DQ12	37	A8	58	DQ23	79	PD1	100	DQ48	121	A9	142	DQ59	163	PD2
17	DQ13	38	NC	59	Vcc	80	PD3	101	DQ49	122	NC	143	Vcc	164	PD4
18	Vcc	39	NC	60	DQ24	81	PD5	102	Vcc	123	NC	144	DQ60	165	PD6
19	DQ14	40	Vcc	61	NC	82	PD7	103	DQ50	124	Vcc	145	NC	166	PD8
20	DQ15	41	NC	62	NC	83	ID0	104	DQ51	125	NC	146	NC	167	ID1
21	DQ16	42	NC	63	NC	84	Vcc	105	DQ52	126	В0	147	NC	168	Vcc

NOTE: Contact your Motorola representative for additional information on the availability of other configurations and densities of modules in the new 168 pin DIMM family.

Presence Detect/ID Bit Populations

Pin Name	60 ns	70 ns
PD1 PD2 PD3 PD4 PD5 PD6 PD7 PD8	VSS VSS NC VSS VSS NC NC	Vss Vss NC Vss Vss Vss NC
ID0 ID1	V _{SS} V _{SS}	V _{SS} V _{SS}

NOTE: PDs and IDs must each be pulled up through a resistor to V_{CC} at the next higher level of assembly. PDs <u>are</u> buffered and gated to the edge connector by the PDE (Presence Detect Enable) signal.

BLOCK DIAGRAM G0 G2 WE0 WE2 RAS0 RAS2 CAS0 CAS4 LCAS RAS WE G LCAS RAS WE G DQ0 DQ0 DQ1 DQ1 0- \circ DQ2 DQ2 0 DQ3 DQ3 DQ36 - DQ43 DQ0 - DQ7 DQ4 DQ4 DQ5 DQ5 0 DQ6 DQ6 0 0 DQ7 DQ7 CAS1 UCAS UCAS CAS5 0-DQ8 0 DQ8 DQ9 0 DQ9 DQ10 DQ10 DQ11 DQ11 DQ9 - DQ16 DQ45 - DQ52 o-DQ12 DQ12 DQ13 DQ13 0-DQ14 DQ14 DQ15 DQ15 A1 – A9 Α0 A1 – A9 CAS2 CAS6 LCAS RAS WE G LCAS RAS WE G DQ0 DQ0 0 DQ1 DQ1 0-0 DQ2 DQ2 DQ3 DQ3 DQ18 - DQ25 DQ54 - DQ61 DQ4 DQ4 DQ5 DQ5 0 0 DQ6 DQ6 0 0-DQ7 DQ7 CAS3 UCAS CAS7 UCAS DQ8 0 DQ8 DQ9 DQ9 DQ10 DQ10 DQ11 DQ11 DQ27 - DQ34 DQ63 - DQ70 DQ12 DQ12 DQ13 DQ13 DQ14 DQ14 DQ15 DQ15 A0 A1 – A9 A0 A1 – A9 A0 B0 A1 – A9

MOTOROLA DRAM MCM64T116

 $0.22 \, \mu F (MIN)$

VCC

 V_{SS}

→ U1 – U3, U101 – U103

➤ U1 – U3, U101 – U103

ABSOLUTE MAXIMUM RATINGS (See Note)

Rating	Symbol	Value	Unit
Power Supply Voltage	Vcc	– 0.5 to + 7	V
Voltage Relative to V _{SS} (For Any Pin Except V _{CC})	V _{in} , V _{out}	- 0.5 to V _{CC} + 0.5	V
Data Output Current per DQ Pin	l _{out}	50	mA
Power Dissipation	PD	11.3	W
Operating Temperature Range	TA	0 to + 70	°C
Storage Temperature Range	T _{stg}	- 55 to + 125	°C

This device contains circuitry to protect the inputs against damage due to high static voltages or electric fields; however, it is advised that normal precautions be taken to avoid application of any voltage higher than maximum rated voltages to these high–impedance circuits.

NOTE: Permanent device damage may occur if ABSOLUTE MAXIMUM RATINGS are exceeded. Functional operation should be restricted to RECOMMENDED OPER-ATING CONDITIONS. Exposure to higher than recommended voltages for extended periods of time could affect device reliability.

DC OPERATING CONDITIONS AND CHARACTERISTICS

 $(V_{CC} = 5.0 \text{ V} \pm 10\%, T_A = 0 \text{ to } 70^{\circ}\text{C}, \text{Unless Otherwise Noted})$

RECOMMENDED OPERATING CONDITIONS (All voltages referenced to VSS)

Parameter	Symbol	Min	Тур	Max	Unit
Supply Voltage (Operating Voltage Range)	VCC	4.5	5.0	5.5	V
	V _{SS}	0	0	0	
Logic High Voltage, All Inputs	V _{IH}	2.4	_	V _{CC} + 0.5	V
Logic Low Voltage, All Inputs	V _{IL}	- 0.5	_	0.8	V

DC CHARACTERISTICS

Characterist	ic	Symbol	Min	Max	Unit	Notes
V _{CC} Power Supply Current	MCM64T116-60, t _{RC} = 110 ns MCM64T116-70, t _{RC} = 130 ns	ICC1	_ _	828 700	mA	1, 2
V _{CC} Power Supply Current (Standby) (RAS =	CAS = V _{IH})	I _{CC2}	_	80	mA	
V _{CC} Pow <u>er S</u> upply Current During RAS only Refresh Cycles	MCM64T116-60, t _{RC} = 110 ns MCM64T116-70, t _{RC} = 130 ns	ICC3	_ _	812 686	mA	1, 2
V _{CC} Power Supply Current During Fast Page Mode Cycle	MCM64T116-60, tpC = 45 ns MCM64T116-70, tpC = 45 ns	ICC4	_ _	525 485	mA	1, 2
V _{CC} Power Supply Current (Standby) (RAS =	$CAS = V_{CC} - 0.2 \text{ V})$	I _{CC5}	_	76	mA	
V _{CC} Pow <u>er S</u> upply C <u>urrent</u> During CAS Before RAS Refresh Cycle	MCM64T116-60, t_{RC} = 110 ns MCM64T116-70, t_{RC} = 130 ns	ICC6	_ _	828 700	mA	1
Input Leakage Current ($V_{SS} \le V_{in} \le V_{CC}$)		l _{lkg(l)}	- 20	+ 20	μΑ	
Output Leakage Current (CAS at Logic 1, $V_{SS} \le V_{out} \le V_{CC}$)			- 10	10	μΑ	
Output High Voltage (I _{OH} = – 5 mA)		VOH	2.4	_	V	
Output Low Voltage (I _{OL} = 4.2 mA)		V _{OL}	_	0.4	V	

NOTES

- 1. Current is a function of cycle rate and output loading; maximum current is measured at the fastest cycle rate with the output open.
- 2. Column Address can be changed once or less while RAS = VII and CAS = VIH.

CAPACITANCE (f = 1.0 MHz, T_A = 25°C, V_{CC} = 5 V, Periodically Sampled Rather Than 100% Tested)

	Symbol	Min	Max	Unit	
Input Capacitance	A0 – A9, G, CAS, W, <u>PD</u> RA		_	16 24	pF
I/O Capacitance	DQ0 – DQ3	I C _{DQ}	_	17	pF

NOTE: Capacitance measured with a Boonton Meter or effective capacitance calculated from the equation: $C = I \Delta t / \Delta V$.

AC OPERATING CONDITIONS AND CHARACTERISTICS

 $(V_{CC} = 5.0 \text{ V} \pm 10\%, T_A = 0 \text{ to } 55^{\circ}\text{C}, \text{Unless Otherwise Noted})$

READ, WRITE, AND READ-WRITE CYCLES (See Notes 1, 2, 3, and 4)

	Symbol		MCM64T116-60		MCM64	T116–70		
Parameter	Std	Alt	Min	Max	Min	Max	Unit	Notes
Random Read or Write Cycle Time	tRELREL	^t RC	110	_	130	_	ns	5
Read–Write Cycle Time	tRELREL	^t RWC	155	_	180	_	ns	5
Access Time from RAS	t _{RELQV}	t _{RAC}	_	60	_	70	ns	6, 7
Access Time from CAS	tCELQV	tCAC	_	22	_	27	ns	6, 8
Access Time from Column Address	tAVQV	t _{AA}	_	37	_	42	ns	6, 9
Access Time from Precharge CAS	^t CEHQV	^t CPA	_	42	_	47	ns	6
CAS to Output in Low–Z	tCELQX	^t CLZ	2	_	2	_	ns	6
Output Buffer and Turn-Off Delay	tCEHQZ	tOFF	2	22	2	22	ns	10
Transition Time (Rise and Fall)	t _T	t _T	3	50	3	50	ns	
RAS Precharge Time	tREHREL	t _{RP}	40	_	50	_	ns	
RAS Pulse Width	^t RELREH	tRAS	60	10 k	70	10 k	ns	
RAS Hold Time	^t CELREH	^t RSH	22	_	27	_	ns	
CAS Hold Time	^t RELCEH	tCSH	58	_	68	_	ns	
CAS Precharge to RAS Hold Time	^t CEHREH	^t RHCP	42	_	47	_	ns	
CAS Pulse Width	^t CELCEH	tCAS	15	10 k	20	10 k	ns	
RAS to CAS Delay Time	^t RELCEL	^t RCD	18	37	18	43	ns	11
RAS to Column Address Delay Time	^t RELAV	^t RAD	13	23	13	28	ns	12
CAS to RAS Precharge Time	^t CEHREL	t _{CRP}	12	_	12	_	ns	
CAS Precharge Time	tCEHCEL	tCP	10	_	10	_	ns	
Row Address Setup Time	†AVREL	^t ASR	7	_	7	_	ns	
Row Address Hold Time	tRELAX	^t RAH	8	_	8	_	ns	
Column Address Setup Time	†AVCEL	t _{ASC}	2	_	2	_	ns	
Column Address Hold Time	tCELAX	^t CAH	10	_	15	_	ns	
Column Address to RAS Lead Time	t _{AVREH}	^t RAL	37	_	42	_	ns	
Read Command Setup Time	tWHCEL	tRCS	2	_	2	_	ns	
Read Command Hold Time Referenced to CAS	tCEHWX	^t RCH	2	_	2	_	ns	13
Read Command Hold Time Referenced to RAS	tREHWX	t _{RRH}	0	_	0	_	ns	13
Write Command Hold Time Referenced to CAS	tCELWH	tWCH	10	_	15	_	ns	
Write Command Pulse Width	tWLWH	tWP	10	_	15	_	ns	

NOTES:

(continued)

- 1. VIH (min) and VIL (max) are reference levels for measuring timing of input signals. Transition times are measured between VIH and VIL.
- 2. An initial pause of 200 µs is required after power–up followed by 8 RAS cycles before proper device operation is guaranteed.
- 3. The transition time specification applies for all input signals. In addition to meeting the transition rate specification, all input signals must transition between V_{IH} and V_{IL} (or between V_{IH} and V_{IH}) in a monotonic manner.
- 4. AC measurements $t_T = 5.0$ ns.
- The specification for t_{RC} (min) is used only to indicate cycle time at which proper operation over the full temperature range (0°C ≤ T_A ≤ 70°C) is ensured.
- 6. Measured with a current load equivalent to 2 TTL ($-200 \,\mu\text{A}$, + 4 mA) loads and 100 pF with the data output trip points set at V_{OH} = 2.0 V and V_{OL} = 0.8 V.
- 7. Assumes that $t_{RCD} \le t_{RCD}$ (max).
- 8. Assumes that $t_{RCD} \ge t_{RCD}$ (max).
- 9. Assumes that $t_{RAD} \ge t_{RAD}$ (max).
- 10. t_{OFF} (max) defines the time at which the output achieves the open circuit condition and is not referenced to output voltage levels.
- 11. Operation within the t_{RCD} (max) limit ensures that t_{RAC} (max) can be met. t_{RCD} (max) is specified as a reference point only; if t_{RCD} is greater than the specified t_{RCD} (max) limit, then access time is controlled exclusively by t_{CAC}.
- 12. Operation within the t_{RAD} (max) limit ensures that t_{RAC} (max) can be met. t_{RAD} (max) is specified as a reference point only; if t_{RAD} is greater than the specified t_{RAD} (max), then access time is controlled exclusively by t_{AA}.
- 13. Either tRRH or tRCH must be satisfied for a read cycle.

READ, WRITE, AND READ-WRITE CYCLES (Continued)

	Sym	bol	MCM64T116-60		MCM64T116-70			
Parameter	Std	Alt	Min	Max	Min	Max	Unit	Notes
Write Command to RAS Lead Time	^t WLREH	tRWL	22	_	27	_	ns	
Write Command to CAS Lead Time	tWLCEH	tCWL	15	_	20	_	ns	
Data In Setup Time	^t DVCEL	tDS	2	_	2	_	ns	14
Data In Hold Time	^t CELDX	^t DH	17	_	22	_	ns	14
Write Command Setup Time	tWLCEL	twcs	2	_	2	_	ns	15
CAS to Write Delay	tCELWL	tCWD	42	_	47	_	ns	15
RAS to Write Delay	^t RELWL	tRWD	92	_	102	_	ns	15
Column Address to Write Delay	t _{AVWL}	^t AWD	62	_	67	_	ns	15
Refresh Period	^t RVRV	^t RFSH	_	16	_	16	ms	
CAS Setup Time for CAS Before RAS Refresh	^t RELCEL	^t CSR	7	_	7	_	ns	
CAS Hold Time for CAS Before RAS Refresh	^t RELCEH	^t CHR	8	_	13	_	ns	
RAS Precharge to CAS Active Time	^t REHCEL	^t RPC	5	_	5	_	ns	
CAS Precharge Time for CAS Before RAS Counter Time	^t CEHCEL	^t CPT	20	_	30	_	ns	
RAS Hold Time Referenced to G	^t GLREH	^t ROH	8	_	8	_	ns	
G Access Time	tGLQV	tGA	_	22	_	27	ns	
G to Data Delay	tGLHDX	tGD	22	_	22	_	ns	
Output Buffer Turn-Off Delay Time from G	tGLHQZ	tGZ	2	13	2	13	ns	16
G Command Hold Time	tWLGL	^t GH	20	_	20	_	ns	
Output Disable Setup Time	tGHCEL	tGDS	2	_	2	_	ns	
Fast Page Mode Cycle Time	^t CELCEL	tPC	40	_	45	_	ns	
PDE to Valid Presence Detect		t _{PD}	2	10	2	10	ns	
PDE Inactive to Presence Detects Inactive		tPDOFF	2	10	2	10	ns	

NOTES:

- 14. These parameters are referenced to CAS leading edge in early write cycles and to W leading edge in late write or read-write cycles.
- 15. tWCS, tRWD, tCWD, tAWD, and tCPWD are not restrictive operating parameters. They are included in the data sheet as electrical characteristics only; if tWCS ≥ tWCS (min), the cycle is an early write cycle and the data out pin will remain open circuit (high impedance) throughout the entire cycle; if tCWD ≥ tCWD (min), tRWD ≥ tRWD (min), tAWD ≥ tAWD (min), and tCPWD ≥ tCPWD (min) (page mode), the cycle is a read–write cycle and the data out will contain data read from the selected cell. If neither of these sets of conditions is satisfied, the condition of the data out (at access time) is indeterminate.
- 16. tOFF (max) and/or tGZ (max) define the time at which the output achieves the open circuit condition and is not referenced to output voltage levels.


FAST PAGE MODE READ, WRITE, AND READ-WRITE CYCLES (See Notes 1, 2, 3, and 4)

	Syml	Symbol MCM64T116-60		T116–60	MCM64T116-70			
Parameter	Std	Alt	Min	Max	Min	Max	Unit	Notes
Fast Page Mode Cycle Time	^t CELCEL	tPC	40	_	45	_	ns	
CAS Precharge to RAS Hold Time (Fast Page Mode)	^t CEHREH	^t RHCP	35	_	40	_	ns	
Fast Page Mode Read–Write Cycle Time	^t CELCEL	^t PRWC	85	_	90	_	ns	
RAS Pulse Width (Fast Page Mode)	^t RELREH	^t RASP	60	100 k	70	200 k	ns	
CAS Precharge to Write Delay	t _{CEHWL}	tCPWD	62	_	67	_	ns	15


NOTES:

- 1. IH (min) and VIL (max) are reference levels for measuring timing of input signals. Transition times are measured between VIH and VIL.
- 2. An initial pause of 200 µs is required after power–up followed by 8 RAS cycles before proper device operation is guaranteed.
- 3. The transition time specification applies for all input signals. In addition to meeting the transition rate specification, all input signals must transition between V_{IL} and V_{IL} (or between V_{IL} and V_{IH}) in a monotonic manner.
- 4. AC measurements $t_T = 5.0$ ns.
- 5. twcs, t_{RWD}, t_{CWD}, t_{AWD}, and t_{CPWD} are not restrictive operating parameters. They are included in the data sheet as electrical characteristics only; if twcs ≥ twcs (min), the cycle is an early write cycle and the data out pin will remain open circuit (high impedance) through—out the entire cycle; if t_{CWD} ≥ t_{CWD} (min), t_{RWD} ≥ t_{RWD} (min), t_{AWD} ≥ t_{AWD} (min), and t_{CPWD} ≥ t_{CPWD} (min) (page mode), the cycle is a read—write cycle and the data out will contain data read from the selected cell. If neither of these sets of conditions is satisfied, the condition of the data out (at access time) is indeterminate.


READ CYCLE (FAST PAGE MODE)




EARLY WRITE CYCLE




G CONTROLLED LATE WRITE CYCLE




READ-WRITE CYCLE




FAST PAGE MODE READ CYCLE




FAST PAGE MODE EARLY WRITE CYCLE




FAST PAGE MODE READ-WRITE CYCLE




RAS_ONLY_REFRESH CYCLE (W and G are Don't Care)




CAS BEFORE RAS REFRESH CYCLE (G and A0 – A10 are Don't Care)




HIDDEN REFRESH CYCLE (READ) (FAST PAGE MODE)




HIDDEN REFRESH CYCLE (EARLY WRITE)



PRESENCE DETECT ENABLE CYCLE



CAS BEFORE RAS REFRESH COUNTER TEST CYCLE



DEVICE INITIALIZATION

On power–up, an initial pause of 200 microseconds is required for the internal substrate generator to establish the correct bias voltage. This must be followed by a minimum of eight active cycles of the row address strobe (clock) to initialize all dynamic nodes within the module. During an extended inactive state (greater than 16 milliseconds with the device powered up), a wake up sequence of eight active cycles is necessary to ensure proper operation.

ADDRESSING THE RAM

The ten address pins on the device are time multiplexed at the beginning of a memory cycle by two clocks, row address strobe (RAS) and column address strobe (CAS), into two separate 10–bit address fields. A total of twenty address bits, ten rows and ten columns, will decode one of the 1,048,576 word locations in the device. RAS active transition is followed by CAS active transition (active = V_{IL}, t_{RCD} minimum) for all read or write cycles. The delay between RAS and CAS active transitions, referred to as the **multiplex window**, gives a system designer flexibility in setting up the external addresses into the RAM.

The external CAS signal is ignored until an internal RAS signal is available. This "gate" feature on the external CAS clock enables the internal CAS line as soon as the row address hold time (tRAH) specification is met (and defines tRCD minimum). The multiplex window can be used to absorb skew delays in switching the address bus from row to column addresses and in generating the CAS clock.

There are three other variations in addressing the module: RAS only refresh cycle, CAS before RAS refresh cycle, and page mode. All three are discussed in separate sections that follow.

READ CYCLE

The DRAM may be read with either a normal random read cycle or a page mode read cycle. The normal read cycle is outlined here, while the page mode cycle is discussed in a separate section.

The normal read cycle begins as described in ADDRESS-ING THE RAM, with RAS and CAS active transitions latching the desired bit location. The write (W) input level must be high (VIH), tRCS (minimum) before the CAS active transition, to enable read mode.

Both the RAS and CAS clocks trigger a sequence of events which are controlled by several delayed internal clocks. The internal clocks are linked in such a manner that the read access time of the device is independent of the address multiplex window. CAS controls read access time: CAS must be active before or at tRCD maximum to guarantee valid data out (DQ) at tRAC (access time from RAS active transition). If the tRCD maximum is exceeded, read access time is determined by the CAS clock active transition (tCAC).

The RAS and CAS clocks must remain active for a minimum time of tras and tras respectively, to complete the read cycle. W must remain high throughout the cycle, and for time transition trace remain high throughout the cycle, and for time transition trace remain the data at that bit location. Once RAS transitions to inactive, it must remain inactive for a minimum time of trace to precharge the internal device circuitry for the next active cycle. DQ is valid, but not latched, as long as the

CAS clock is active. When the CAS clock transitions to inactive, the output will switch to High–Z (three–state) to FF after the inactive transition.

WRITE CYCLE

The user can write to the DRAM with either an early write or a page mode early write cycle. Early write mode is discussed here, while page mode write operations are covered in a separate section.

A write cycle begins as described in **ADDRESSING THE RAM**. Write mode is enabled by the transition of W to active (V_{IL}). Early write mode is distinguished by the active transition of W, with respect to CAS. Minimum active time t_{RAS} and t_{CAS}, and precharge time t_{RP} apply to write mode, as in the read mode.

An early write cycle is characterized by W active transition at minimum time twcs before CAS active transition. Data in (DQ) is referenced to CAS in an early write cycle. RAS and CAS clocks must stay active for tRWL and tCWL, respectively, after the start of the early write operation to complete the cycle.

PAGE MODE CYCLES

Page mode allows fast successive data operations at all 1024 column locations on a selected row of the module. Read access time in page mode (t_{CAC}) is typically half the regular RAS clock access time, t_{RAC} . Page mode operation consists of keeping RAS active while toggling CAS between V_{IH} and V_{IL} . The row is latched by RAS active transition, while each CAS active transition allows selection of a new column location on the row.

A page mode cycle is initiated by a normal read or write cycle, as described in prior sections. Once the timing requirements for the first cycle are met, CAS transitions to inactive for minimum t_{CP}, while RAS remains low (V_{IL}). The second CAS active transition while RAS is low initiates the first page mode cycle (tp_C). Either a read or write operation can be performed in a page mode cycle, subject to the same conditions as in normal operation (previously described). These operations can be intermixed in consecutive page mode cycles and performed in any order. The maximum number of consecutive page mode cycles is limited by trasp. Page mode operation is ended when RAS transitions to inactive, coincident with or following CAS inactive transition.

REFRESH CYCLES

The dynamic RAM design is based on capacitor charge storage for each bit in the array. This charge will tend to degrade with time and temperature. Each bit must be periodically **refreshed** (recharged) to maintain the correct bit state. Bits require refresh every 16 milliseconds.

This is accomplished by cycling through the 1024 row addresses in sequence within the specified refresh time. All the bits on a row are refreshed simultaneously when the row is addressed. Distributed refresh implies a row refresh every 15.6 microseconds. Burst refresh, a refresh of all 1024 rows consecutively, must be performed every 16 milliseconds.

A normal read or write operation to the RAM will refresh all the bits associated with the <u>particular</u> row dec<u>oded</u>. Three <u>other</u> methods of refresh, RAS-only refresh, CAS before RAS refresh, and hidden refresh are available on this device for greater system flexibility.

RAS-Only Refresh

RAS—only refresh consists of RAS transit<u>ion to</u> active, latching the row address to be refreshed, while CAS remains high (V_{IH}) throughout the cycle. An external counter is employed to ensure all rows are refreshed within the specified limit.

CAS Before RAS Refresh

CAS <u>before</u> RAS refresh is enabled by bringing CAS active before RAS. This clock order actives an internal refresh counter that generates the row address to be refreshed. External address lines are ignored during the automatic refresh cycle. The output buffer remains at the same state it was in during the previous cycle (hidden refresh).

Hidden Refresh

Hidden refresh allows refresh cycles to <u>occur</u> while maintaining valid data at the output pin. <u>Hol</u>ding CAS active at the end of a read or write cycle, while RAS cycles inactive for tRP and back to active, <u>starts</u> the hidd<u>en refresh</u>. This is essentially the execution of a CAS <u>before RAS</u> refresh from a cycle in progress (see Figure 1). W is subject to the same conditions with respect to RAS active transition (to prevent test mode cycle) as in CAS before RAS refresh.

CAS BEFORE RAS REFRESH COUNTER TEST

The internal refresh counter of the device can be tested with a CAS before RAS refresh counter test. This refresh counter test is performed with read and write operations. During this test, the internal refresh counter generates the row address, while the external address input supplies the column address. The entire array is refreshed after 1024 test cycles, as indicated by the check data written in each row. See CAS before RAS refresh counter test cycle timing diagram.

The test can be performed only after a minimum of **8 CAS before RAS** initialization cycles. The test procedure is as follows:

- 1. Write 0s into all memory cells (normal write mode).
- Select a column address, and read 0 out of the cell by performing CAS before RAS refresh counter test, read cycle. Repeat this operation 1024 times.
- Select a <u>column</u> address, and write 1 into the cell by performing CAS before RAS refresh counter test, write cycle. Repeat this operation 1024 times.
- Read 1s (normal read mode), which were written at step three.
- 5. Repeat steps one through four using complement data.





Figure 1. Hidden Refresh Cycle

ORDERING INFORMATION (Order by Full Part Number)



Motorola reserves the right to make changes without further notice to any products herein. Motorola makes no warranty, representation or guarantee regarding the suitability of its products for any particular purpose, nor does Motorola assume any liability arising out of the application or use of any product or circuit, and specifically disclaims any and all liability, including without limitation consequential or incidental damages. "Typical" parameters can and do vary in different applications. All operating parameters, including "Typicals" must be validated for each customer application by customer's technical experts. Motorola does not convey any license under its patent rights nor the rights of others. Motorola products are not designed, intended, or authorized for use as components in systems intended for surgical implant into the body, or other applications intended to support or sustain life, or for any other application in which the failure of the Motorola product could create a situation where personal injury or death may occur. Should Buyer purchase or use Motorola products for any such unintended or unauthorized application, Buyer shall indemnify and hold Motorola and its officers, employees, subsidiaries, affiliates, and distributors harmless against all claims, costs, damages, and expenses, and reasonable attorney fees arising out of, directly or indirectly, any claim of personal injury or death associated with such unintended or unauthorized use, even if such claim alleges that Motorola was negligent regarding the design or manufacture of the part. Motorola and an eregistered trademarks of Motorola, Inc. is an Equal Opportunity/Affirmative Action Employer.

PACKAGE DIMENSIONS

D PACKAGE DIMM MODULE CASE 1115B-01

How to reach us: USA/EUROPE: Motorola Literature Distribution;

P.O. Box 20912; Phoenix, Arizona 85036. 1-800-441-2447

MFAX: RMFAX0@email.sps.mot.com – TOUCHTONE (602) 244–6609 INTERNET: http://Design-NET.com

JAPAN: Nippon Motorola Ltd.; Tatsumi-SPD-JLDC, Toshikatsu Otsuki, 6F Seibu-Butsuryu-Center, 3–14–2 Tatsumi Koto-Ku, Tokyo 135, Japan. 03–3521–8315

HONG KONG: Motorola Semiconductors H.K. Ltd.; 8B Tai Ping Industrial Park, 51 Ting Kok Road, Tai Po, N.T., Hong Kong. 852–26629298



