MCM6226BB


128K x 8 Bit Static Random Access Memory

The MCM6226BB is a 1,048,576 bit static random access memory organized as 131,072 words of 8 bits, fabricated using high–performance silicon–gate CMOS technology. Static design eliminates the need for external clocks or timing strobes while CMOS circuitry reduces power consumption and provides for greater reliability.


The MCM6226BB is equipped with both chip enable (E1 and E2) and output enable (G) pins, allowing for greater system flexibility and eliminating bus contention problems.

The MCM6226BB is available in 300 mil and 400 mil, 32 lead surface-mount SOJ packages.

- Single 5 V \pm 10% Power Supply
- Fast Access Times: 15/17/20/25/35 ns
- Equal Address and Chip Enable Access Times
- All Inputs and Outputs are TTL Compatible
- Three State Outputs
- Low Power Operation: 190/180/165/150/130 mA Maximum, Active AC



BLOCK DIAGRAM



PIN	I ASSIGNI	/IEN	т
NC	1 •	32	VCC
A	2	31	А
A	3	30	E2
A	4	29	W
A	5	28	А
A	6	27	А
A	7	26	А
A	8	25	А
A	9	24	G
A	10	23	А
АĹ	11	22	E1
A	12	21	DQ
DQ	13	20	DQ
DQ [14	19	DQ
DQ [15	18	DQ
V _{SS} [16	17	DQ

	PIN NAMES								
<u>\</u> <u>0</u> 1 1 1	A								
	V _{SS} Ground								

REV 1 1/10/96



TRUTH TABLE

E1	E2	G	w	Mode	I/O Pin	Cycle	Current
Н	Х	Х	Х	Not Selected	Not Selected High-Z		I _{SB1} , I _{SB2}
Х	L	Х	Х	Not Selected	High–Z	—	I _{SB1} , I _{SB2}
L	н	Н	Н	Output Disabled	High–Z	—	ICCA
L	н	L	Н	Read	D _{out}	Read	ICCA
L	Н	Х	L	Write	D _{in}	Write	ICCA

H = High, L = Low, X = Don't Care

ABSOLUTE MAXIMUM RATINGS (See Note)

Rating	Symbol	Value	Unit
Power Supply Voltage Relative to V_{SS}	VCC	– 0.5 to 7.0	V
Voltage Relative to VSS for Any Pin Except V_{CC}	V _{in} , V _{out}	– 0.5 to V _{CC} + 0.5	V
Output Current (per I/O)	l _{out}	± 20	mA
Power Dissipation	PD	1.0	W
Temperature Under Bias	T _{bias}	– 10 to + 85	°C
Operating Temperature	TA	0 to + 70	°C
Storage Temperature	T _{stg}	– 55 to + 150	°C

This device contains circuitry to protect the inputs against damage due to high static voltages or electric fields; however, it is advised that normal precautions be taken to avoid application of any voltage higher than maximum rated voltages to these high–impedance circuits.

This CMOS memory circuit has been designed to meet the dc and ac specifications shown in the tables, after thermal equilibrium has been established. The circuit is in a test socket or mounted on a printed circuit board and transverse air flow of at least 500 linear feet per minute is maintained.

NOTE: Permanent device damage may occur if ABSOLUTE MAXIMUM RATINGS are exceeded. Functional operation should be restricted to RECOMMENDED OPER-ATING CONDITIONS. Exposure to higher than recommended voltages for extended periods of time could affect device reliability.

DC OPERATING CONDITIONS AND CHARACTERISTICS

(V_{CC} = 5.0 V \pm 10%, T_A = 0 to 70°C, Unless Otherwise Noted)

RECOMMENDED OPERATING CONDITIONS

Parameter	Symbol	Min	Max	Unit
Supply Voltage (Operating Voltage Range)	VCC	4.5	5.5	V
Input High Voltage	VIH	2.2	V _{CC} + 0.3**	V
Input Low Voltage	VIL	- 0.5*	0.8	V

* V_{IL} (min) = -0.5 V dc; V_{IL} (min) = -2.0 V ac (pulse width ≤ 20 ns).

** V_{IH} (max) = V_{CC} + 0.3 V dc; V_{IH} (max) = V_{CC} + 2 V ac (pulse width \leq 20 ns).

DC CHARACTERISTICS AND SUPPLY CURRENTS

Parameter		Symbol	Min	Max	Unit
Input Leakage Current (All Inputs, $V_{in} = 0$ to V_{CC})		l _{lkg(l)}		± 1	μΑ
Output Leakage Current (E [*] = V_{IH} , V_{out} = 0 to V_{CC})		I _{lkg(O)}	_	± 1	μΑ
AC Active Supply Current ($I_{out} = 0$ mA, all inputs = V _{IL} or V _{IH} , V _{IL} = 0, V _{IH} \ge 3 V, cycle time \ge t _{AVAV} min, V _{CC} = max)	$\label{eq:mcM6226BB-15: t_{AVAV} = 15 ns} \\ MCM6226BB-17: t_{AVAV} = 17 ns \\ MCM6226BB-20: t_{AVAV} = 20 ns \\ MCM6226BB-25: t_{AVAV} = 25 ns \\ MCM6226BB-35: t_{AVAV} = 35 ns \\ \end{tabular}$	ICCA		195 180 165 150 130	mA
AC Standby Current (V _{CC} = max, $\overline{E}^* = V_{IH}$, f = f _{max})	MCM6226BB-15: t _{AVAV} = 15 ns MCM6226BB-17: t _{AVAV} = 17 ns MCM6226BB-20: t _{AVAV} = 20 ns MCM6226BB-25: t _{AVAV} = 25 ns MCM6226BB-35: t _{AVAV} = 35 ns	ISB1		45 40 35 30 25	mA
CMOS Standby Current (E* \ge V _{CC} - 0.2 V, V _{in} \le V _{SS} or \ge V _{CC} - 0.2 V, V _{CC} = max, f = 0 MHz)	+ 0.2 V	I _{SB2}	_	5	mA
Output Low Voltage (I _{OL} = + 8.0 mA)		V _{OL}		0.4	V
Output High Voltage ($I_{OH} = -4.0 \text{ mA}$)		VOH	2.4	—	V

*E1 and E2 are represented by E in this data sheet. E2 is of opposite polarity to E1.

CAPACITANCE (f = 1.0 MHz, dV = 3.0 V, T_A = 25°C, Periodically Sampled Rather Than 100% Tested)

Characteristic	Symbol	Тур	Мах	Unit
Input Capacitance All Inputs Except <u>C</u> locks and DQs E1, E2, G, and W	C _{in} C _{ck}	4 5	6 8	pF
I/O Capacitance DQ	C _{I/O}	5	8	pF

AC OPERATING CONDITIONS AND CHARACTERISTICS

(V_{CC} = 5.0 V \pm 10%, T_A = 0 to + 70°C, Unless Otherwise Noted)

Input Pulse Levels 0 to	o 3.0 V
Input Rise/Fall Time	. 2 ns
Input Timing Measurement Reference Level	1.5 V

Output Timing Measurement Reference Level 1.5 V Output Load See Figure 1A

READ CYCLE TIMING (See Notes 1, 2, and 3)

		6226E	3B–15	6226E	3B–17	6226E	3B–20	6226E	3B–25	6226E	3B–35		
Parameter	Symbol	Min	Max	Min	Max	Min	Мах	Min	Max	Min	Max	Unit	Notes
Read Cycle Time	^t AVAV	15	_	17	_	20	_	25	—	35	—	ns	4
Address Access Time	^t AVQV	—	15	_	17	_	20	_	25	—	35	ns	
Enable Access Time	^t ELQV	—	15	—	17		20	_	25	—	35	ns	5
Output Enable Access Time	^t GLQV	—	6	—	7		7	_	8	—	8	ns	
Output Hold from Address Change	^t AXQX	3	_	3	_	3	—	3	—	3	—	ns	
Enable Low to Output Active	^t ELQX	5	—	5	—	5	_	5	—	5	—	ns	6, 7, 8
Output Enable Low to Output Active	^t GLQX	0	_	0	_	0	—	0	—	0	—	ns	6, 7, 8
Enable High to Output High–Z	^t EHQZ	0	6	0	7	0	7	0	8	0	8	ns	6, 7, 8
Output Enable High to Output High–Z	^t GHQZ	0	6	0	7	0	7	0	8	0	8	ns	6, 7, 8

NOTES:

1. W is high for read cycle.

2. Product sensitivities to noise require proper grounding and decoupling of power supplies as well as minimization or elimination of bus contention conditions during read and write cycles.

3. E1 and E2 are represented by E in this data sheet. E2 is of opposite polarity to E1.

4. All timings are referenced from the last valid address to the first transitioning address.

5. Addresses valid prior to or coincident with E going low.


 At any given voltage and temperature, t_{EHQZ} max is less than t_{ELQX} min, and t_{GHQZ} max is less than t_{GLQX} min, both for a given device and from device to device.

7. Transition is measured $\pm\,500$ mV from steady–state voltage with load of Figure 1B.

8. This parameter is sampled and not 100% tested.


9. Device is continuously selected (E \leq V_{IL}, G \leq V_{IL}).


AC TEST LOADS




TIMING LIMITS

The table of timing values shows either a minimum or a maximum limit for each parameter. Input requirements are specified from the external system point of view. Thus, address setup time is shown as a minimum since the system must supply at least that much time (even though most devices do not require it). On the other hand, responses from the memory are specified from the device point of view. Thus, the access time is shown as a maximum since the device never provides data later than that time.







WRITE CYCLE 1 (W Controlled, See Notes 1, 2, 3, and 4)

		6226E	3B–15	6226E	3B–17	62268	3B–20	6226E	3B–25	6226E	3B-35		
Parameter	Symbol	Min	Max	Unit	Notes								
Write Cycle Time	t _{AVAV}	15	—	17	_	20	_	25	—	35	—	ns	5
Address Setup Time	^t AVWL	0	_	0	_	0	—	0	—	0	—	ns	
Address Valid to End of Write	^t AVWH	12	—	14	_	15	—	17	—	20	—	ns	
Write Pulse Width	^t WLWH, ^t WLEH	12	—	14	—	15	—	17	—	20	—	ns	
Data Valid to End of Write	^t DVWH	7	_	8	_	9	—	10	_	11	—	ns	
Data Hold TIme	tWHDX	0	_	0	_	0	—	0	—	0	—	ns	
Write Low to Data High–Z	tWLQZ	0	6	0	7	0	7	0	8	0	8	ns	6, 7, 8
Write High to Output Active	^t WHQX	5	_	5	_	5	_	5	—	5	_	ns	6, 7, 8
Write Recovery Time	tWHAX	0	_	0	_	0	_	0	_	0	—	ns	

NOTES:

1. A write occurs during the overlap of \overline{E} low and \overline{W} low.

2. Product sensitivities to noise require proper grounding and decoupling of power supplies as well as minimization or elimination of bus contention conditions during read and write cycles.

3. E1_and E2 are represented by E in this data sheet. E2 is of opposite polarity to E1.


4. If G goes low coincident with or after W goes low, the output will remain in a high-impedance state.

5. All timings are referenced from the last valid address to the first transitioning address.

6. Transition is measured \pm 500 mV from steady–state voltage with load of Figure 1B.

7. This parameter is sampled and not 100% tested.

8. At any given voltage and temperature, tWLQZ max is less than tWHQX min both for a given device and from device to device.



WRITE CYCLE 1 (W Controlled See Notes 1, 2, 3, and 4)

WRITE CYCLE 2 (E Controlled, See Notes 1, 2, 3, and 4)

		62268	3B–15	6226	6226BB-17 6226BB-20		6226BB–25 6226		6226E	3B–35			
Parameter	Symbol	Min	Max	Min	Max	Min	Max	Min	Max	Min	Max	Unit	Notes
Write Cycle Time	^t AVAV	15	_	17	_	20	—	25	—	35	—	ns	5
Address Setup Time	^t AVEL	0	_	0	_	0	—	0	—	0	—	ns	
Address Valid to End of Write	^t AVEH	12	_	14	_	15	_	17	—	20	—	ns	
Enable to End of Write	^t ELEH, ^t ELWH	12	—	14	—	15	—	17	—	20	—	ns	6, 7
Write Pulse Width	^t WLEH	12	_	14	_	15	—	17	—	20	—	ns	
Data Valid to End of Write	^t DVEH	7	_	8	—	9	—	10	—	11	—	ns	
Data Hold Time	^t EHDX	0	—	0	_	0	_	0	_	0	—	ns	
Write Recovery Time	^t EHAX	0		0		0	_	0	_	0	_	ns	

NOTES:

1. A write occurs during the overlap of E low and W low.

2. Product sensitivities to noise require proper grounding and decoupling of power supplies as well as minimization or elimination of bus contention conditions during read and write cycles.

3. E1 and E2 are represented by E in this data sheet. E2 is of opposite polarity to E1.


4. If G goes low coincident with or after W goes low, the output will remain in a high-impedance state.

5. All timings are referenced from the last valid address to the first transitioning address.


6. If <u>E</u> goes low coincident with or after W goes low, the output will remain in a high-impedance state.

7. If E goes high coincident with or before W goes high, the output will remain in a high-impedance state.

WRITE CYCLE 2 (E Controlled See Notes 1, 2, 3, and 4)




ORDERING INFORMATION (Order by Full Part Number)



PACKAGE DIMENSIONS


32 LEAD 400 MIL SOJ CASE 857A-02



NOTES: 1. DIMENSIONING AND TOLERANCING PER ANSI Y14.5M, 1982. 2. CONTROLLING DIMENSION: INCH. 3. TO BE DETERMINED AT PLANE -T-. 4. DIMENSION A & B DO NOT INCLUDE MOLD PROTRUSION. MOLD PROTRUSION SHALL NOT EXOCED 0.15 (0.006) PER SIDE. 5. DIMENSION A & B INCLUDE MOLD MISMATCH AND ARE DETERMINED AT THE PARTING LINE.

	MILLIM	IETERS	INC	HES		
DIM	MIN	MAX	MIN	MAX		
Α	20.83	21.08	0.820	0.830		
В	10.03	10.29	0.395	0.405		
С	3.26	3.75	0.128	0.148		
D	0.41	0.50	0.016	0.020		
Е	2.24	2.48	0.088	0.098		
F	0.67	0.81	0.026	0.032		
G	1.27	BSC	0.05	0.050 BSC		
K	0.89	1.14	0.035	0.045		
L	0.64	BSC	0.02	5 BSC		
Ν	0.76	1.14	0.030	0.045		
Р	11.05	11.30	0.435	0.445		
R	9.27	9.52	0.365	0.375		
S	0.77	1.01	0.030	0.040		

32 LEAD 300 MIL SOJ CASE 857-02



NOTES:

- DIMENSIONING AND TOLERANCING PER ANSI 1. Y14 5M 1982
- CONTROLLING DIMENSION: INCH
- DATUM PLANE -X- LOCATED AT TOP OF MOLD PARTING LINE AND COINCIDENT WITH TOP OF 3. LEAD. WHERE LEAD EXITS BODY. TO BE DETERMINED AT PLANE -X-
- TO BE DETERMINED AT PLANE -T-. DIMENSION A & B DO NOT INCLUDE MOLD 6.
- PROTRUSION. MOLD PROTRUSION SHALL NOT EXCEED 0.15 (0.006) PER SIDE.
- 7. 857-01 IS OBSOLETE, NEW STANDARD 857-02.

	MILLIMETERS		INCHES	
DIM	MIN	MAX	MIN	MAX
Α	20.83	21.08	0.820	0.830
В	7.50	7.74	0.295	0.305
С	3.26	3.75	0.128	0.148
D	0.41	0.50	0.016	0.020
E	2.24	2.48	0.088	0.098
F	0.67	0.81	0.026	0.032
G	1.27 BSC		0.050 BSC	
K	0.89	1.14	0.035	0.045
L	0.64 BSC		0.025 BSC	
Ν	0.76	1.14	0.030	0.045
Р	8.38	8.64	0.330	0.340
R	6.60	6.86	0.260	0.270
S	0.77	1.01	0.030	0.040

Motorola reserves the right to make changes without further notice to any products herein. Motorola makes no warranty, representation or guarantee regarding the suitability of its products for any particular purpose, nor does Motorola assume any liability arising out of the application or use of any product or circuit, and specifically disclaims any and all liability, including without limitation consequential or incidental damages. "Typical" parameters can and do vary in different applications. All operating parameters, including "Typicals" must be validated for each customer application by customer's technical experts. Motorola does not convey any license under its patent rights nor the rights of others. Motorola products are not designed, intended, or authorized for use as components in systems intended for surgical implant into the body, or other applications intended to support or sustain life, or for any other application in which the failure of the Motorola product could create a situation where personal injury or death may occur. Should Buyer purchase or use Motorola products for any such unintended or unauthorized application, Buyer shall indemnify and hold Motorola and its officers, employees, subsidiaries, affiliates, and distributors harmless against all claims, costs, damages, and expenses, and reasonable attorney fees arising out of, directly or indirectly, any claim of personal injury or death associated with such unintended or unauthorized use, even if such claim alleges that Motorola was negligent regarding the design or manufacture of the part. Motorola and M are registered trademarks of Motorola, Inc. Motorola, Inc. is an Equal Opportunity/Affirmative Action Employer.

How to reach us:

USA/EUROPE: Motorola Literature Distribution; P.O. Box 20912; Phoenix, Arizona 85036. 1-800-441-2447 JAPAN: Nippon Motorola Ltd.; Tatsumi-SPD-JLDC, Toshikatsu Otsuki, 6F Seibu-Butsuryu-Center, 3-14-2 Tatsumi Koto-Ku, Tokyo 135, Japan. 03-3521-8315

MFAX: RMFAX0@email.sps.mot.com - TOUCHTONE (602) 244-6609 INTERNET: http://Design-NET.com

HONG KONG: Motorola Semiconductors H.K. Ltd.; 8B Tai Ping Industrial Park, 51 Ting Kok Road, Tai Po, N.T., Hong Kong. 852-26629298

