256K x 4 Bit CMOS Dynamic RAM Page Mode, Commercial and Industrial Temperature Range

The MCM514256A is a 1.0μ CMOS high-speed dynamic random access memory. It is organized as 262,144 four-bit words and fabricated with CMOS silicon-gate process technology. Advanced circuit design and fine line processing provide high performance, improved reliability, and low cost.

The MCM514256A requires only nine address lines; row and column address inputs are multiplexed. The device is packaged in a 300 mil SOJ plastic package.

- Three-State Data Output
- Fast Page Mode
- TTL-Compatible Inputs and Output
- RAS-Only Refresh
- CAS Before RAS Refresh
- Hidden Refresh
- 512 Cycle Refresh: MCM514256A = 8 ms MCM51L4256A = 64 ms
- Unlatched Data Out at Cycle End Allows Two Dimensional Chip Selection
- Fast Access Time (t_{RAC}): MCM514256A-70 and MCM51L4256A-70 = 70 ns (Max) MCM514256A-80 and MCM51L4256A-80 = 80 ns (Max)
- Low Active Power Dissipation: MCM514256A-70 and MCM51L4256A-70 = 440 mW (Max) MCM514256A-80 and MCM51L4256A-80 = 385 mW (Max)
- Low Standby Power Dissipation: MCM514256A and MCM51L4256A = 11 mW (Max), TTL Levels MCM514256A = 5.5 mW (Max), CMOS Levels MCM51L4256A = 1.1 mW (Max), CMOS Levels







PIN NAMES								
A0 – A8	Address Input							
DQ0 – DQ3	Data Input/Output							
<u>G</u>	Output Enable							
W	Read/Write Input							
RAS	Row Address Strobe							
CAS	Column Address Strobe							
V _{CC}	Power Supply (+ 5 V)							
V _{SS}	Ground							
L NC	No Connection							

PIN ASSIGNMENT

SMALL OUTLINE

			1
DQ0 [1	26] v _{ss}
DQ1 [2	25] dq3
WC	3	24	DQ3
RAS [4	23] CAS
NC [5	22	DĒ
A0 [9	18] A8
A1 [10	17] A7
A2 [11	16] A6
A3 [12	15] A5
V _{CC} [13	14	D A4
l			I





ABSOLUTE MAXIMUM RATINGS (See Note)

Rating	Symbol	Value	Unit
Power Supply Voltage	VCC	– 1 to + 7	V
Voltage Relative to V _{SS} for Any Pin Except V _{CC}	V _{in} , V _{out}	– 1 to + 7	V
Data Output Current	lout	50	mA
Power Dissipation	PD	600	mW
Operating Temperature Range	Τ _Α	0 to + 70	°C
Storage Temperature Range	T _{stg}	– 55 to + 150	°C

NOTE: Permanent device damage may occur if ABSOLUTE MAXIMUM RATINGS are exceeded. Functional operation should be restricted to RECOMMENDED OPER-ATING CONDITIONS. Exposure to higher than recommended voltages for extended periods of time could affect device reliability. This device contains circuitry to protect the inputs against damage due to high static voltages or electric fields; however, it is advised that normal precautions be taken to avoid application of any voltage higher than maximum rated voltages to these high-impedance circuits.

DC OPERATING CONDITIONS AND CHARACTERISTICS

(V_{CC} = 5.0 V \pm 10%, T_A = 0 to 70°C, Unless Otherwise Noted)

RECOMMENDED OPERATING CONDITIONS (All voltages referenced to V_{SS})

Parameter	Symbol	Min	Тур	Мах	Unit
Supply Voltage (Operating Voltage Range)	VCC	4.5	5.0	5.5	V
	V _{SS}	0	0	0	
Logic High Voltage, All Inputs	VIH	2.4	_	6.5	V
Logic Low Voltage, All Inputs	VIL	- 1.0		0.8	V

DC CHARACTERISTICS AND SUPPLY CURRENTS

Characteristic	Symbol	Min	Max	Unit	Notes
V _{CC} Power Supply Current MCM514256A-70 and MCM51L4256A-70, t _{RC} = 130 ns MCM514256A-80 and MCM51L4256A-80, t _{RC} = 150 ns	ICC1		80 70	mA	1
V_{CC} Power Supply Current (Standby) (RAS = \overline{CAS} = V_{IH}) MCM514256A and MCM51L4256A	ICC2	_	2	mA	
$\label{eq:VCC} \begin{array}{l} \mbox{V}_{CC} \mbox{ Power Supply Current During \overline{RAS}-Only Refresh Cycles $(\overline{CAS} = V_{IH})$ \\ $MCM514256A-70$ and $MCM51L4256A-70$, $t_{RC} = 130$ ns $ $MCM514256A-80$ and $MCM51L4256A-80$, $t_{RC} = 150$ ns $ $ $MCM514256A-80$ and $MCM51L4256A-80$, $t_{RC} = 150$ ns $ $ $ $ $ $ $ $ $ $ $ $ $ $ $ $ $ $$	ICC3		80 70	mA	1
$\label{eq:VCC} \begin{tabular}{lllllllllllllllllllllllllllllllllll$	ICC4		60 50	mA	1, 2
V _{CC} Power Supply Current (Standby) (RAS = CAS = V _{CC} – 0.2 V) MCM514256 MCM51L4256A	ICC5	_	1.0 200	mA μA	
V _{CC} Power Supply Current During CAS Before RAS Refresh Cycle MCM514256A-70 and MCM51L4256A-70, t _{RC} = 130 ns MCM514256A-80 and MCM51L4256A-80, t _{RC} = 150 ns	ICC6	_	80 70	mA	1
$\frac{V_{CC}}{CAS} Power Supply Current, Battery Backup Mode (t_{RC} = 125 \ \mu s, t_{RAS} = 1 \ \mu s, \\ \overline{CAS} = \overline{CAS} Before \overline{RAS} Cycle or 0.2 \ V, A0 - A9, \overline{W}, D = V_{CC} - 0.2 \ V or 0.2 \ V) \\ MCM51L4256A$	I _{CC7}	_	300	μA	1
Input Leakage Current (0 V \leq V _{in} \leq 6.5 V)	l _{lkg(l)}	-10	10	μA	
Output Leakage Current (\overline{CAS} = V _{IH} , 0 V ≤ V _{OUt} ≤ 5.5 V, Output Disable)	Ilkg(O)	-10	10	μA	
Output High Voltage (I _{OH} = - 5 mA)	VOH	2.4	_	V	
Output Low Voltage (I _{OL} = 4.2 mA)	VOL	_	0.4	V	

NOTES:

1. Current is a function of cycle rate and output loading; maximum current is measured at the fastest cycle rate with the output open.

2. Measured with one address transition per page mode cycle.

CAPACITANCE (f = 1.0 MHz, T_A = 25°C, V_{CC} = 5 V, Periodically Sampled Rather Than 100% Tested)

Characteristic	Symbol	Max	Unit
Input Capacitance A0 – A8	C _{in}	5	pF
$\overline{G}, \overline{RAS}, \overline{CAS}, \overline{W}$		7	
I/O Capacitance ($\overline{CAS} = V_{IH}$ to Disable Output) DQ0 – DQ3	Cout	7	pF

NOTE: Capacitance measured with a Boonton Meter or effective capacitance calculated from the equation: $C = I \Delta t / \Delta V$.

AC OPERATING CONDITIONS AND CHARACTERISTICS

(V_{CC} = 5.0 V \pm 10%, T_A = 0 to 70°C, Unless Otherwise Noted)

READ, WRITE, AND READ-WRITE CYCLES (See Notes 1, 2, 3, and 4)

	Sym	bol	MCM514256A-70 MCM51L4256A-70		VICM514256A-70 MCM514256A-80 ICM51L4256A-70 MCM51L4256A-80			
Parameter	Std	Alt	Min	Max	Min	Max	Unit	Notes
Random Read or Write Cycle Time	^t RELREL	^t RC	130	—	150	—	ns	5
Read-Write Cycle Time	^t RELREL	^t RMW	185	—	205	—	ns	5
Fast Page Mode Cycle Time	^t CELCEL	^t PC	40	—	45	—	ns	
Fast Page Mode Read-Write Cycle Time	^t CELCEL	^t PRMW	95	—	100	—	ns	
Access Time from RAS	^t RELQV	^t RAC	—	70	—	80	ns	6, 7
Access Time from CAS	^t CELQV	^t CAC	—	20	—	20	ns	6, 8
Access Time from Column Address	^t AVQV	t _{AA}	—	35	—	40	ns	6, 9
Access Time from CAS Precharge	^t CEHQV	^t CPA	—	35	—	40	ns	6
CAS to Output in Low-Z	^t CELQX	^t CLZ	0	—	0	—	ns	6
Output Buffer and Turn-Off Delay	^t CEHQZ	^t OFF	0	20	0	20	ns	10
Transition Time (Rise and Fall)	tT	tT	3	50	3	50	ns	
RAS Precharge Time	^t REHREL	^t RP	50	—	60	—	ns	
RAS Pulse Width	^t RELREH	^t RAS	70	10,000	80	10,000	ns	
RAS Pulse Width (Fast Page Mode)	^t RELREH	^t RASP	70	100,000	80	100,000	ns	
RAS Hold Time	^t CELREH	^t RSH	20	—	20	—	ns	
RAS Hold Time from CAS Precharge (Page Mode Cycle Only)	^t CELREH	^t RHCP	35	—	40	—	ns	
CAS Hold Time	^t RELCEH	^t CSH	70	—	80	—	ns	
CAS Pulse Width	^t CELCEH	^t CAS	20	10,000	20	10,000	ns	
RAS to CAS Delay Time	^t RELCEL	^t RCD	20	50	20	60	ns	11
RAS to Column Address Delay Time	^t RELAV	^t RAD	15	35	15	40	ns	12
CAS to RAS Precharge Time	^t CEHREL	^t CRP	5	—	5	—	ns	
CAS Precharge Time	^t CEHCEL	^t CPN	10	—	10	—	ns	
CAS Precharge Time (Page Mode Cycle Only)	^t CEHCEL	tCP	10	—	10	—	ns	
Row Address Setup Time	^t AVREL	^t ASR	0	—	0	—	ns	
Row Address Hold Time	^t RELAX	^t RAH	10	—	10	—	ns	
Column Address Setup Time	^t AVCEL	^t ASC	0	—	0	—	ns	

(continued)

1. VIH (min) and VIL (max) are reference levels for measuring timing of input signals. Transition times are measured between VIH and VIL. 2. An initial pause of 200 µs is required after power-up followed by 8 RAS cycles before proper device operation is guaranteed.

3. The transition time specification applies for all input signals. In addition to meeting the transition rate specification, all input signals must transition between VIH and VIL (or between VIL and VIH) in a monotonic manner.

4. AC measurements $t_T = 5.0$ ns.

5. The specifications for tRC (min) and tRMW (min) are used only to indicate cycle time at which proper operation over the full temperature range (0°C \leq T_A \leq 70°C) is ensured.

6. Measured with a current load equivalent to 2 TTL ($-200 \mu A$, + 4 mA) loads and 100 pF with the data output trip points set at V_{OH} = 2.0 V and $V_{OL} = 0.8$ V.

7. Assumes that $t_{RCD} \leq t_{RCD}$ (max).

8. Assumes that $t_{RCD} \ge t_{RCD}$ (max).

9. Assumes that $t_{RAD} \ge t_{RAD}$ (max).

10. tOFF (max) and/or tGZ (max) defines the time at which the output achieves the open circuit condition and is not referenced to output voltage levels.

11. Operation within the tRCD (max) limit ensures that tRAC (max) can be met. tRCD (max) is specified as a reference point only; if tRCD is greater than the specified tRCD (max) limit, then access time is controlled exclusively by tCAC.

12. Operation within the tRAD (max) limit ensures that tRAC (max) can be met. tRAD (max) is specified as a reference point only; if tRAD is greater than the specified tRAD (max) limit, then access time is controlled exclusively by tAA.

READ, WRITE, AND READ-WRITE CYCLES (Continued)

	MCM514256A-70 Symbol MCM51L4256A-70		MCM514 MCM51L	256A-80 4256A-80				
Parameter	Std	Alt	Min	Max	Min	Max	Unit	Notes
Column Address Hold Time	^t CELAX	^t CAH	15	—	15	—	ns	
Column Address Hold Time Referenced to RAS	^t RELAX	^t AR	55	—	60	—	ns	
Column Address to RAS Lead Time	^t AVREH	^t RAL	35	—	40	—	ns	
Read Command Setup Time	^t WHCEL	^t RCS	0	—	0	—	ns	
Read Command Hold Time	^t CEHWX	^t RCH	0	—	0	—	ns	13
Read Command Hold Time Referenced to RAS	^t REHWX	^t RRH	0	—	0	—	ns	13
Write Command Hold Time Referenced to CAS	^t CELWH	tWCH	15	—	15	—	ns	
Write Command Hold Time Referenced to RAS	^t RELWH	^t WCR	55	—	60	—	ns	
Write Command Pulse Width	twlwh	tWP	15	—	15	—	ns	
Write Command to RAS Lead Time	^t WLREH	^t RWL	20	—	20	—	ns	
Write Command to CAS Lead Time	^t WLCEH	tCWL	20	—	20	—	ns	
Data in Setup Time	^t DVCEL	^t DS	0	—	0	—	ns	14
Data in Hold Time	^t CELDX	^t DH	15	—	15	—	ns	14
Data in Hold Time Referenced to RAS	^t RELDX	^t DHR	55	—	60	—	ns	
Refresh Period MCM514256A MCM51L4256A	^t RVRV	^t RFSH	_	8 64		8 64	ms	
Write Command Setup Time	^t WLCEL	tWCS	0	—	0	—	ns	15
CAS to Write Delay	^t CELWL	^t CWD	50	—	50	—	ns	15
RAS to Write Delay	^t RELWL	^t RWD	100	—	110	—	ns	15
Column Address to Write Delay Time	^t AVWL	^t AWD	65	—	70	—	ns	15
CAS Precharge to Write Delay	^t CEHWL	^t CPWD	65	—	70	—	ns	15
CAS Setup Time for CAS Before RAS Refresh	^t RELCEL	^t CSR	5	—	5	—	ns	
CAS Hold Time for CAS Before RAS Refresh	^t RELCEH	^t CHR	15	—	15	—	ns	
RAS Precharge to CAS Active Time	^t REHCEL	^t RPC	0	—	0	—	ns	
CAS Precharge Time for CAS Before RAS Counter Test	^t CEHCEL	^t CPT	40	—	40	—	ns	
\overline{RAS} Hold Time Referenced to \overline{G}	^t GLREH	^t ROH	10	—	10	—	ns	
G Access Time	^t GLQV	tGA	_	20	_	20	ns	
G to Data Delay	^t GLHDX	tGD	20	_	20	_	ns	
Output Buffer Turn-Off Delay Time from \overline{G}	^t GHQZ	tGZ	0	20	0	20	ns	10
G Command Hold Time	tWLGL	tGH	20	_	20	_	ns	

NOTES:

13. Either t_{RRH} or t_{RCH} must be satisfied for a read cycle.

14. These parameters are referenced to CAS leading edge in early write cycles and to W leading edge in delayed write or read-write cycles.
15. tWCS, tRWD, tCWD, tCPWD, and tAWD are not restrictive operating parameters. They are included in the data sheet as electrical characteristics only; if tWCS ≥ tWCS (min), the cycle is an early write cycle and the data out pin will remain open circuit (high impedance) throughout the entire cycle; if tCWD ≥ tCWD (min), tRWD ≥ tRWD (min), tCPWD ≥ tCPWD (min), and tAWD ≥ tAWD (min), the cycle is a read-write cycle and the data out will contain data read from the selected cell. If neither of these sets of conditions is satisfied, the condition of the data out (at access time) is indeterminate.

READ CYCLE





READ-WRITE CYCLE



FAST PAGE MODE READ CYCLE



FAST PAGE MODE READ-WRITE CYCLE



RAS-ONLY REFRESH CYCLE (\overline{W} and \overline{G} are Don't Care)



 CAS BEFORE
 RAS REFRESH CYCLE

 (W, G, and A0 – A8 are Don't Care)





HIDDEN REFRESH CYCLE (EARLY WRITE)





DEVICE INITIALIZATION

On power-up, an initial pause of 200 microseconds is required for the internal substrate generator to establish the correct bias voltage. This must be followed by a minimum of eight active cycles of the row address strobe (clock) to initialize all dynamic nodes within the RAM. During an extended inactive state (greater than 8 milliseconds with the device powered up), a wake up sequence of eight active cycles is necessary to ensure proper operation.

ADDRESSING THE RAM

The nine address pins on the device are time multiplexed at the beginning of a memory cycle by two clocks, row address strobe (RAS) and column address strobe (CAS), into two separate 9-bit address fields. A total of eighteen address bits, nine rows and nine columns, will decode one of the 262,144 bit locations in the device. RAS active transition is followed by CAS active transition (active = V_{IL}, t_{RCD} minimum) for all read or write cycles. The delay between RAS and CAS active transitions, referred to as the **multiplex window**, gives a system designer flexibility in setting up the external addresses into the RAM.

The external \overline{CAS} signal is ignored until an internal \overline{RAS} signal is available. This gate feature on the external \overline{CAS} clock enables the internal \overline{CAS} line as soon as the row address hold time (t_{RAH}) specification is met (and defines t_{RCD} minimum). The multiplex window can be used to absorb skew delays in switching the address bus from row to column addresses and in generating the \overline{CAS} clock.

There are two other variations in addressing the 256K x 4 RAM: **RAS-only refresh cycle** and **CAS before RAS refresh cycle**. Both are discussed in separate sections that follow.

READ CYCLE

The DRAM may be read with four different cycles: normal random read cycle, page mode read cycle, read-write cycle, and page mode read-write cycle. The normal read cycle is outlined here, while the other cycles are discussed in separate sections.

The normal read cycle begins as described in **ADDRESS-ING THE RAM**, with RAS and CAS active transitions latching the desired bit location. The write (\overline{W}) input level must be high (VIH), tRCS (minimum) before the CAS active transition, to enable read mode.

Both the \overline{RAS} and \overline{CAS} clocks trigger a sequence of events that are controlled by several delayed internal clocks. The internal clocks are linked in such a manner that the read access time of the device is independent of the address multiplex window. Both \overline{CAS} and output enable (\overline{G}) control read access time: \overline{CAS} must be active before or at t_{RCD} maximum and \overline{G} must be active t_{RAC} - t_{GA} (both minimum) after RAS active transition to guarantee valid data out (Q) at t_{RAC} (access time from \overline{RAS} active transition). If the t_{RCD} maximum is exceeded and/or \overline{G} active transition does not occur in time, read access time is determined by either the \overline{CAS} or \overline{G} clock active transition (t_{CAC} or t_{GA}).

The RAS and CAS clocks must remain active for minimum times of t_{RAS} and t_{CAS} , respectively, to complete the read cycle. W must remain high throughout the cycle, and for time t_{RRH} or t_{RCH} after RAS or CAS inactive transition, respectively, to maintain the data at that bit location. Once RAS transitions to inactive, it must remain inactive for a minimum

time of t_{RP} to precharge the internal device circuitry for the next active cycle. Q is valid, but not latched, as long as the CAS and \overline{G} clocks are active. When either the CAS or \overline{G} clock transitions to inactive, the output will switch to High Z, t_{OFF} or t_{GZ} after the inactive transition.

WRITE CYCLE

The DRAM may be written with any of four cycles: early write, late write, page mode early write, and page mode readwrite. Early and late write modes are discussed here, while page mode write operations are covered in another section.

A write cycle begins as described in **ADDRESSING THE RAM**. Write mode is enabled by the transition of \overline{W} to active (V_{IL}). Early and late write modes are distinguished by the active transition of \overline{W} , with respect to CAS. Minimum active time t_{RAS} and t_{CAS}, and precharge time t_{RP} apply to write mode, as in the read mode.

An early write cycle is characterized by \overline{W} active transition at minimum time t_{WCS} before \overline{CAS} active transition. Data In (D) is referenced to \overline{CAS} in an early write cycle. \overline{RAS} and \overline{CAS} clocks must stay active for t_{RWL} and t_{CWL}, respectively, after the start of the early write operation to complete the cycle.

Q remains High Z throughout an early write cycle because \overline{W} active transition precedes or coincides with \overline{CAS} active transition, keeping data out buffers disabled, effectively disabling \overline{G} .

A late write cycle (referred to as \overline{G} controlled write) occurs when \overline{W} active transition is made after \overline{CAS} active transition. \overline{W} active transition could be delayed for almost 10 microseconds after \overline{CAS} active transition, ($t_{RCD} + t_{CWD} + t_{RWL} + t_T$) $\leq t_{RAS}$, if timing minimums (t_{RCD} , t_{RWL} , and t_T) are maintained. D is referenced to \overline{W} active transition in a late write cycle. Output buffers are enabled by \overline{CAS} active transition but Q may be indeterminate — see note 15 of AC Operating Conditions table. Parameters t_{RWL} and t_{CWL} also apply to late write cycles.

READ-WRITE CYCLE

A read-write cycle performs a read and then a write at the same address, during the same cycle. This cycle is basically a late write cycle, as discussed in the **WRITE CYCLE** section, except \overline{W} must remain high for t_{CWD} minimum after the CAS active transition, to guarantee valid Q before writing the bit.

PAGE MODE CYCLES

Page mode allows fast successive data operations at all 512 column locations on a selected row of the 256K x 4 dynamic RAM. Read access time in page mode (t_{CAC}) is typically half the regular RAS clock access time, t_{RAC} . Page mode operation consists of keeping RAS active while toggling CAS between V_{IH} and V_{IL}. The row is latched by RAS active transition, while each CAS active transition allows selection of a new column location on the row.

A page mode cycle is initiated by a normal read, write, or read-write cycle, as described in prior sections. Once the timing requirements for the first cycle are met, \overline{CAS} transitions to inactive for minimum t_{CP}, while \overline{RAS} remains low (V_{IL}). The second \overline{CAS} active transition while \overline{RAS} is low initiates the first page mode cycle (t_{PC} or t_{PRWC}). Either a read, write, or read-write operation can be performed in a page mode cycle, subject to the same conditions as in normal operation (previously described). These operations can be intermixed in

subject to the same conditions as in normal operation (previously described). These operations can be intermixed in consecutive page mode cycles and performed in any order. The maximum number of consecutive page mode cycles is limited by t_{RASP}. Page mode operation is ended when RAS transitions to inactive, coincident with or following CAS inactive transition.

REFRESH CYCLES

The dynamic RAM design is based on capacitor charge storage for each bit in the array. This charge degrades with time and temperature, thus each bit must be periodically refreshed (recharged) to maintain the correct bit state. Bits in the MCM514256A require refresh every 8 milliseconds while refresh time for the MCM51L4256A is 64 milliseconds.

Refresh is accomplished by cycling through the 512 row addresses in sequence within the specified refresh time. All the bits on a row are refreshed simultaneously when the row is addressed. Distributed refresh implies a row refresh every 15.6 microseconds for the MCM514256A and 124.8 microseconds for the MCM51L4256A. Burst refresh, a refresh of all 512 rows consecutively, must be performed every 8 milliseconds on the MCM514256A and 64 milliseconds on the MCM51L4256A.

A normal read, write, or read-write operation to the RAM will refresh all the bits (2048) associated with the particular row decoded. Three other mehtods of refresh, **RAS-only refresh**, **CAS before RAS refresh**, and **hidden refresh** are available on this device for greater system flexibility.

RAS-Only Refresh

RAS-only refresh consists of RAS transition to active, latching the row address to be refreshed, while \overline{CAS} remains high (VIH) throughout the cycle. An external counter is employed to ensure all rows are refreshed within the specified limit.

CAS Before RAS Refresh

 \overline{CAS} before \overline{RAS} refresh is enabled by bringing \overline{CAS} active before \overline{RAS} . This clock order activates an internal refresh

counter that generates the row address to be refreshed. External address lines are ignored during the automatic refresh cycle. The output buffer remains at the same state it was in during the previous cycle (hidden refresh).

Hidden Refresh

Hidden refresh allows refresh cycles to occur while maintaining valid data at the output pin. Holding \overline{CAS} active at the end of a read or write cycle, while \overline{RAS} cycles inactive for t_{RP} and back to active, starts the hidden refresh. This is essentially the execution of a \overline{CAS} before \overline{RAS} refresh from a cycle in progress (see Figure 1).

CAS BEFORE RAS REFRESH COUNTER TEST

The internal refresh counter of this device can be tested with a **CAS** before **RAS** refresh counter test. This test is performed with a read-write operation. During the test, the internal refresh counter generates the row address, while the external address supplies the column address. The entire array is refreshed after 512 cycles, as indicated by the check data written in each row. See **CAS** before **RAS** refresh counter test cycle timing diagram.

The test can be performed after a minimum of **eight CAS before RAS** initialization cycles. Test procedure:

- 1. Write "0"s into all memory cells with normal write mode.
- Select a column address, read "0" out and write "1" into the cell by performing the CAS before RAS refresh counter test, read-write cycle. Repeat this operation 512 times.
- 3. Read the "1"s which were written in step 2 in normal read mode.
- 4. Using the same starting column address as in step 2, read "1" out and write "0" into the cell by performing the CAS before RAS refresh counter test, read-write cycle. Repeat this operation 512 times.
- 5. Read "0"s which were written in step 4 in normal read mode.
- 6. Repeat steps 1 to 5 using complement data.



Figure 1. Hidden Refresh Cycle

ORDERING INFORMATION

(Order by Full Part Number)



N PACKAGE 300 MIL SOJ CASE 822-03



С 3.26 3.75 0.128 0.148 D 0.39 0.50 0.015 E 2.24 2.48 0.088 0.098 0.81 0.026 0.032 0.67 G 1.27 BSC 0.050 BSC н 0.50 0.89 0.035 0.045 1.14 K 2.54 BSC 0.100 BSC M 00 10 ٥O 0.89 0.035 0.045 N 1.14 8.39 0.330 0.340 8.63 R 6.61 6.98 0.260 0.275 S 0.77 1.01 0.030 0.040

MIN

7.50

NOTES

DIM

A B 17.02

ZIG-ZAG IN-LINE CASE 836-02

Z PACKAGE



 \Diamond

NOTES 1. DIMENSIONING AND TOLERANCING PER ANSI Y14.5M. 1982

 DIMENSIONING AND TOLERANCING PER ANSI Y14.5M, 1982 2. CONTROLLING DIMENSION: INCH. 3. DIMENSION A & B DO NOT INCLUDE MOLD PROTRUSION, MOLD PROTRUSION SHALL NOT

EXCEED 0.15 (0.006) PER SIDE. 4. DIM R TO BE DETERMINED AT DATUM -T-. 5. FOR LEAD IDENTIFICATION PURPOSES, PIN POSITIONS 6, 7, 8, 19, 20, & 21 ARE NOT USED.

6. 822-01 AND -02 OBSOLETE, NEW STANDARD 822-03.

MAX

17 27

7.74

INCHES

MIN MAX 0.670 0.680

0.305

0.020

0.020

0.295

MILLIMETERS

2. CONTROLLING DIMENSION: INCH.

3. DIMENSION "H" TO CENTER OF LEAD WHEN FORMED PARALLEL.

DIMENSIONS "A", "B", AND "S" DO NOT INCLUDE MOLD PROTRUSION.

5. MOLD FLASH OR PROTRUSION SHALL NOT EXCEED 0.25 (0.010)

6. 836-01 OBSOLETE, NEW STANDARD 836-02.

	MILLIM	ETERS	INC	HES	
DIM	MIN	MAX	MIN	MAX	
Α	25.53	25.90	1.005	1.020	
В	8.59	8.89	0.338	0.350	
С	2.75	2.94	0.108	0.116	
D	0.45	0.55	0.018	0.022	
G	1.27	BSC	0.050 BSC		
н	2.44	2.64	0.097	0.103	
J	0.23	0.33	0.009	0.013	
K	3.18	3.55	0.125	0.140	
L	0.64	BSC	0.025	BSC	
М	0°	4°	0°	4°	
R	0.89	1.39	0.035	0.055	
S	9.66	10.16	0.380	0.400	

Motorola reserves the right to make changes without further notice to any products herein. Motorola makes no warranty, representation or guarantee regarding the suitability of its products for any particular purpose, nor does Motorola assume any liability arising out of the application or use of any product or circuit, and specifically disclaims any and all liability, including without limitation consequential or incidental damages. "Typical" parameters can and do vary in different applications. All operating parameters, including "Typicals" must be validated for each customer application by customer's technical experts. Motorola does not convey any license under its patent rights nor the rights of others. Motorola products are not designed, intended, or authorized for use as components in systems intended for surgical implant into the body, or other applications intended to support or sustain life, or for any other application in which the failure of the Motorola product could create a situation where personal injury or death may occur. Should Buyer purchase or use Motorola products for any such unintended or unauthorized application, Buyer shall indemnify and hold Motorola and its officers, employees, subsidiaries, affiliates, and distributors harmless against all claims, costs, damages, and expenses, and reasonable attorney fees arising out of, directly or indirectly, any claim of personal injury or death associated with such unintended or unauthorized use, even if such claim alleges that Motorola was negligent regarding the design or manufacture of the part. Motorola and 🕛 are registered trademarks of Motorola, Inc. Motorola, Inc. is an Equal Opportunity/Affirmative Action Employer.

Literature Distribution Centers:

USA: Motorola Literature Distribution; P.O. Box 20912; Phoenix, Arizona 85036. EUROPE: Motorola Ltd.; European Literature Centre; 88 Tanners Drive, Blakelands, Milton Keynes, MK14 5BP, England. JAPAN: Nippon Motorola Ltd.; 4-32-1, Nishi-Gotanda, Shinagawa-ku, Tokyo 141, Japan. ASIA PACIFIC: Motorola Semiconductors H.K. Ltd.; Silicon Harbour Center, No. 2 Dai King Street, Tai Po Industrial Estate, Tai Po, N.T., Hong Kong.



