



# **Power Switching Regulators**

The MC34165 series are monolithic power switching regulators that contain the primary functions required for DC-to-DC converters. This series is specifically designed to be incorporated in step-up, step-down, and voltage-inverting applications with a minimum number of external components.

These devices consist of two high gain voltage feedback comparators, temperature compensated reference, controlled duty cycle oscillator, driver with bootstrap capability for increased efficiency, and a high current output switch. Protective features consist of cycle–by–cycle current limiting, and internal thermal shutdown. Also included is a low voltage indicator output designed to interface with microprocessor based systems.

These devices are contained in a 16 pin dual-in-line heat tab plastic package for improved thermal conduction.

- Output Switch Current in Excess of 1.5 A
- Operation from 3.0 V to 65 V Input
- Low Standby Current
- Precision 2% Reference
- Controlled Duty Cycle Oscillator
- Driver with Bootstrap Capability for Increased Efficiency
- Cycle-by-Cycle Current Limiting
- Internal Thermal Shutdown Protection
- Low Voltage Indicator Output for Direct Microprocessor Interface
- Heat Tab Power Package



MC34165 MC33165

## POWER SWITCHING REGULATORS

SEMICONDUCTOR TECHNICAL DATA





#### **ORDERING INFORMATION**

Device	Tested Operating Temperature Range	e Package	
MC34165DW	T. 00 to 1700C	SOP-16L	
MC34165P	$T_A = 0^\circ$ to $+70^\circ$ C	DIP-16	
MC33165DW	T 400 to 10500	SOP-16L	
MC33165P	$T_A = -40^\circ \text{ to } +85^\circ \text{C}$	DIP-16	

© Motorola, Inc. 1995

#### MAXIMUM RATINGS

Rating	Symbol	Value	Unit
Power Supply Input Voltage	VCC	65	V
Switch Collector Voltage Range	VC(switch)	-1.0 to + 65	V
Switch Emitter Voltage Range	V <sub>E(switch)</sub>	- 2.0 to V <sub>C(switch)</sub>	V
Switch Collector to Emitter Voltage	VCE(switch)	65	V
Switch Current (Note 1)	ISW	1.5	А
Driver Collector Voltage	VC(driver)	-1.0 to +65	V
Driver Collector Current	IC(driver)	70	mA
Bootstrap Input Current Range (Note 1)	IBS	-100 to +100	mA
Current Sense Input Voltage Range	V <sub>Ipk</sub> (Sense)	(V <sub>CC</sub> -7.0) to (V <sub>CC</sub> +1.0)	V
Feedback and Timing Capacitor Input Voltage Range	V <sub>in</sub>	-1.0 to + 7.0	V
Low Voltage Indicator Output Voltage Range	V <sub>C(LVI)</sub>	-1.0 to + 65	V
Low Voltage Indicator Output Sink Current	IC(LVI)	10	mA
Thermal Characteristics P Suffix, Dual In Line Case 648C Thermal Resistance, Junction-to-Air Thermal Resistance, Junction-to-Case (Pins 4, 5, 12, 13) DW Suffix, Surface Mount Case 751G Thermal Resistance, Junction-to-Air Thermal Resistance, Junction-to-Case (Pins 4, 5, 12, 13)	R <sub>θ</sub> ja R <sub>θ</sub> jc R <sub>θ</sub> ja R <sub>θ</sub> jc	80 15 94 18	°C/W
Operating Junction Temperature	Тj	+150	°C
Operating Ambient Temperature (Note 3) MC34165 MC33165	Τ <sub>Α</sub>	0 to +70 - 40 to + 85	°C
Storage Temperature Range	T <sub>stg</sub>	– 65 to +150	°C

#### **ELECTRICAL CHARACTERISTICS** ( $V_{CC}$ = 15 V, Pin 16 = $V_{CC}$ , $C_T$ = 620 pF, for typical values $T_A$ = 25°C, for min/max values $T_A$ is the operating ambient temperature range that applies (Note 3), unless otherwise noted.)

Characteristic	Symbol	Min	Тур	Max	Unit
OSCILLATOR		I	1		
Frequency $T_A = 25^{\circ}C$ Total Variation over V <sub>CC</sub> = 3.0 V to 65 V, and Temperature	fosc	46 45	50 -	54 55	kHz
Charge Current	I <sub>chg</sub>	-	225	-	μΑ
Discharge Current	Idischg	_	25	_	μΑ
Charge to Discharge Current Ratio	I <sub>chg</sub> /I <sub>dischg</sub>	7.5	9.0	10	-
Sawtooth Peak Voltage	VOSC(P)	-	1.25	-	V
Sawtooth Valley Voltage	VOSC(V)	-	0.55	_	V
EEDBACK COMPARATOR 1					
Threshold Voltage $T_A = 25^{\circ}C$ Line Regulation (V <sub>CC</sub> = 3.0 V to 65 V, $T_A = 25^{\circ}C$ ) Total Variation over Line, and Temperature	Vth(FB1)	4.9 - 4.85	5.05 0.008 -	5.2 0.03 5.25	V %/V V

IB(FB1)

NOTES: 1. Maximum package power dissipation limits must be observed.

Input Bias Current (VFB1 = 5.05 V)

2. Low duty cycle pulse techniques are used during test to maintain junction temperature as close to ambient as possible.

3.  $T_{\text{low}} = 0^{\circ}$ C for MC34165  $T_{high} = +70^{\circ}C \text{ for MC34165}$  $= +85^{\circ}C \text{ for MC33165}$ 

=  $-40^{\circ}$ C for MC33165

4. The Low Voltage Indicator threshold tracks  $V_{th(FB2)}$  and is expressed as a percent of the  $V_{th(FB2)}$  threshold.

100

\_

200

μA

**ELECTRICAL CHARACTERISTICS (continued)** ( $V_{CC}$  = 15 V, Pin 16 =  $V_{CC}$ ,  $C_T$  = 620 pF, for typical values  $T_A$  = 25°C, for min/max values  $T_A$  is the operating ambient temperature range that applies (Note 3), unless otherwise noted.)

Characteristic	Symbol	Min	Тур	Max	Unit
EEDBACK COMPARATOR 2					
Threshold Voltage $T_A = 25^{\circ}C$ Line Regulation (V <sub>CC</sub> = 3.0 V to 65 V, $T_A = 25^{\circ}C$ ) Total Variation over Line, and Temperature	V <sub>th</sub> (FB2)	1.225 - 1.220	1.25 0.008 -	1.275 0.03 1.280	V %/V V
Input Bias Current (V <sub>FB2</sub> = 1.25 V)	I <sub>IB(FB2)</sub>	- 0.4	0	0.4	μA
CURRENT LIMIT COMPARATOR					
Threshold Voltage $T_A = 25^{\circ}C$ Total Variation over V <sub>CC</sub> = 3.0 V to 65 V, and Temperature	Vth(Ipk Sense)	_ 225	245 -	_ 270	mV
Input Bias Current (VIpk (Sense) = 15 V)	I <sub>IB(sense)</sub>	-	1.0	5.0	μA
DRIVER AND OUTPUT SWITCH (Note 2)	• • •				
Sink Saturation Voltage (I <sub>SW</sub> = 1.0 A, Pins 14, 15 grounded) Non–Darlington Connection (R <sub>Pin 9</sub> = 110 $\Omega$ to V <sub>CC</sub> , I <sub>SW</sub> /I <sub>DRV</sub> ≈ 8) Darlington Connection (Pins 9, 10, 11 connected)	V <sub>CE(sat)</sub>		0.3 1.1	0.7 1.4	V
Collector Off–State Leakage Current (V <sub>CE</sub> = 65 V)	IC(off)	_	0.02	100	μA
Bootstrap Input Current Source (V <sub>BS</sub> = V <sub>CC</sub> + 5.0 V)	Isource(DRV)	0.5	2.0	4.0	mA
Bootstrap Input Zener Clamp Voltage (Iz = 25 mA)	VZ	V <sub>CC</sub> +6.0	V <sub>CC</sub> +7.0	V <sub>CC</sub> +9.0	V
OW VOLTAGE INDICATOR	•				
LVI Threshold (Percent of V <sub>FB</sub> , Note 4) V <sub>FB2</sub> Decreasing V <sub>FB2</sub> Increasing	Vth(LVI)	87 88	88.3 89.9	90 92	%
Hysteresis	VH	_	20	-	mV
Output Sink Saturation Voltage (I <sub>Sink</sub> = 0.5 mA)	VOL(LVI)	-	0.15	0.4	V
Output Off–State Leakage Current (V <sub>OH</sub> = 15 V)	ІОН	_	0.01	1.0	μA
TOTAL DEVICE	•				
Standby Supply Current ( $V_{CC}$ = 3.0 V to 65 V, Pin 8 = $V_{CC}$ , Pins 6, 14, 15 = Gnd, remaining pins open)	lcc	-	6.0	10	mA

NOTES: 1. Maximum package power dissipation limits must be observed.

2. Low duty cycle pulse techniques are used during test to maintain as close to ambient as possible.

3.  $T_{low} = 0^{\circ}C$  for MC34165  $T_{high} = + 70^{\circ}C$  for MC34165

 $= -40^{\circ}$ C for MC33165  $= +85^{\circ}$ C for MC33165

4. The Low Voltage Indicator threshold tracks  $V_{th(FB2)}$  and is expressed as a percent of the  $V_{FB2}$  threshold.











Figure 7. Output Switch Source Saturation versus Emitter Current



Figure 6. Bootstrap Input Zener Clamp Voltage versus Temperature









Figure 10. Low Voltage Indicator Output Sink Saturation Voltage versus Sink Current 0.5 V<sub>CC</sub> = 15 V T<sub>A</sub> = 25°C



Figure 11. Current Limit Comparator Threshold **Voltage versus Temperature** 



Figure 12. Current Limit Comparator Input Bias **Current versus Temperature** 





Figure 14. Standby Supply Current versus Temperature





Figure 17. DW Suffix (SOP–16L) Thermal Resistance and Maximum Power Dissipation versus P.C.B. Copper Length



#### Figure 18. Representative Block Diagram







### INTRODUCTION

The MC34165 series are monolithic power switching regulators optimized for DC-to-DC converter applications. The combination of features in this series enables the system designer to directly implement step-up, step-down, and voltage-inverting converters with a minimum number of external components. This series is constructed on a special high voltage process making it ideal for telecommunication applications. Other potential applications include cost sensitive consumer products as well as equipment for the automotive, computer, and industrial markets. The Representative Block Diagram is shown in Figure NO TAG.

#### **OPERATING DESCRIPTION**

The MC34165 operates as a fixed on-time, variable off-time voltage mode ripple regulator. In general, this mode of operation is somewhat analogous to a capacitor charge pump and does not require dominant pole loop compensation for converter stability. The Typical Operating Waveforms are shown in Figure NO TAG. The output voltage waveform shown is for a step-down converter, with the ripple and phasing exaggerated for clarity. During initial converter start-up, the feedback comparator senses that the output voltage level is below nominal. This causes the output switch to turn on and off at a frequency and duty cycle controlled by the oscillator, thus pumping up the output filter capacitor. When the output voltage level reaches nominal, the feedback comparator sets the latch, immediately terminating switch conduction. The feedback comparator will inhibit the switch until the load current causes the output voltage to fall below nominal. Under these conditions, output switch conduction can be inhibited for a partial oscillator cycle, a partial cycle plus a complete cycle, multiple cycles, or a partial cycle plus multiple cycles.

#### Oscillator

The oscillator frequency and on-time of the output switch are programmed by the value selected for timing capacitor CT. Capacitor CT is charged and discharged by a 9 to 1 ratio internal current source and sink, generating a negative going sawtooth waveform at Pin 6. As CT charges, an internal pulse is generated at the oscillator output. This pulse is connected to the NOR gate center input, preventing output switch conduction, and to the AND gate upper input, allowing the latch to be reset if the comparator output is low. Thus, the output switch is always disabled during ramp-up and can be enabled by the comparator output only at the start of ramp-down. The oscillator peak and valley thresholds are 1.25 V and 0.55 V, respectively, with a charge current of 225  $\mu$ A and a discharge current of 25  $\mu$ A, yielding a maximum on-time duty cycle of 90%. Since the MC34165 is a ripple mode regulator, the switch frequency will vary with line and load. The value selected for CT will set the maximum switching frequency of the converter. A reduction of the maximum duty cycle may be required for specific converter configurations. This can be accomplished with the addition of an external dead-time resistor (R<sub>T</sub>) placed across C<sub>T</sub>. The resistor increases the discharge current which reduces the on-time of the output switch. A graph of the Output Switch On-Off Time versus Oscillator Timing Capacitance for various values of  $R_{DT}$  is shown in Figure 1. Note that the maximum output duty cycle,  $t_{ON}/t_{ON} + t_{Off}$ , remains constant for values of  $C_T$  greater than 0.2 nF. The converter output can be inhibited by clamping  $C_T$  to ground with an external NPN small–signal transistor.

#### Feedback and Low Voltage Indicator Comparators

Output voltage control is established by the Feedback comparator. The inverting input is internally biased at 1.25 V and is not pinned out. The converter output voltage is typically divided down with two external resistors and monitored by the high impedance noninverting input at Pin 2. The maximum input bias current is ±0.4 µA, which can cause an output voltage error that is equal to the product of the input bias current and the upper divider resistance value. For applications that require 5.0 V, the converter output can be directly connected to the noninverting input at Pin 3. The high impedance input, Pin 2, must be grounded to prevent noise pickup. The internal resistor divider is set for a nominal voltage of 5.05 V. The additional 50 mV compensates for a 1.0% voltage drop in the cable and connector from the converter output to the load. The Feedback comparator's output state is controlled by the highest voltage applied to either of the two noninverting inputs.

The Low Voltage Indicator (LVI) comparator is designed for use as a reset controller in microprocessor–based systems. The inverting input is internally biased at 1.125 V, which sets the noninverting input thresholds to 90% of nominal. The LVI comparator has 15 mV of hysteresis to prevent erratic reset operation. The open collector output is capable of sinking in excess of 1.5 mA (see Figure 10). An external resistor (R<sub>LVI</sub>) and capacitor (C<sub>DLY</sub>) can be used to program a reset delay time (t<sub>DLY</sub>) by the formula shown below, where V<sub>th</sub>(MPU) is the microprocessor reset input threshold. Refer to Figure NO TAG.

$$t_{DLY} = R_{LVI} C_{DLY} \ln \left( \frac{1}{1 - \frac{V_{th}(MPU)}{V_{out}}} \right)$$

#### Current Limit Comparator, Latch and Thermal Shutdown

With a voltage mode ripple converter operating under normal conditions, output switch conduction is initiated by the oscillator and terminated by the Voltage Feedback comparator. Abnormal operating conditions occur when the converter output is overloaded or when feedback voltage sensing is lost. Under these conditions, the Current Limit comparator will protect the Output Switch.

The switch current is converted to a voltage by inserting a fractional ohm resistor,  $R_{SC}$ , in series with  $V_{CC}$  and output switch transistor  $Q_2$ . The voltage drop across  $R_{SC}$  is monitored by the Current Sense comparator. If the voltage drop exceeds 250 mV with respect to  $V_{CC}$ , the comparator will set the latch and terminate output switch conduction on a cycle–by–cycle basis. This Comparator/Latch configuration ensures that the Output Switch has only a single on–time during a given oscillator cycle. The calculation for a value of  $R_{SC}$  is:

$$\mathsf{RSC} = \frac{0.25 \ \mathsf{V} \cdot \mathsf{K}}{\mathsf{I}_{\mathsf{pk}}(\mathsf{Switch})}$$

The K factor was added to the previous equation in order to account for a 200 ns propagation delay that occurs from the Current Limit comparator input to the output switch. This propagation delay can cause the actual peak switch current to rise above the calculated peak switch current for small values of C<sub>T</sub>. The following figure shows the relationship of the ratio I<sub>pk</sub>(actual)/I<sub>pk</sub> (Switch), expressed as K versus C<sub>T</sub>. Note the ratio rises above 1.0 for C<sub>T</sub> values less than 1.0 nF.



Figure 20. K Factor versus Timing Capacitance

#### When analyzing a design, the actual short circuit current must be measured to verify that it is less than the maximum rating of the device.

Figures 11 and 12 show that the Current Sense comparator threshold is tightly controlled over temperature and has a typical input bias current of 1.0  $\mu$ A. The parasitic inductance associated with R<sub>SC</sub> and the circuit layout should be minimized. This will prevent unwanted voltage spikes that may falsely trip the Current Limit comparator.

Internal thermal shutdown circuitry is provided to protect the IC in the event that the maximum junction temperature is exceeded. When activated, typically at 170°C, the Latch is forced into the "Set" state, disabling the Output Switch. This feature is provided to prevent catastrophic failures from accidental device overheating. It is not intended to be used as a replacement for proper heatsinking.

#### **Driver and Output Switch**

To aid in system design flexibility and conversion efficiency, the driver current source and collector, and output switch collector and emitter are pinned out separately. This allows the designer the option of driving the output switch into saturation with a selected force gain or driving it near saturation when connected as a Darlington. The output switch is designed to switch a maximum of 65 V collector to emitter, with up to 1.5 A peak collector current. The minimum value for R<sub>SC</sub> is:

$$R_{SC(min)} = \frac{0.25 \text{ V}}{1.5 \text{ A}} = 0.166 \Omega$$

When configured for step-down or voltage-inverting applications, as in Figures NO TAG and 24, the inductor will

forward bias the output rectifier when the switch turns off. Rectifiers with a high forward voltage drop or long turn-on delay time should not be used. If the emitter is allowed to go sufficiently negative, collector current will flow, causing additional device heating and reduced conversion efficiency.

Figure 9 shows that by clamping the emitter to less than 0.5 V, the collector current will be in the range 10  $\mu$ A over temperature. A MBR160 or equivalent Schottky barrier rectifier is recommended to fulfill these requirements.

A bootstrap input is provided to reduce the output switch saturation voltage in step-down and voltage-inverting converter applications. This input is connected through a series resistor and capacitor to the switch emitter and is used to raise the internal 2.0 mA bias current source above V<sub>CC</sub>. An internal zener limits the bootstrap input voltage to V<sub>CC</sub> +7.0 V. The capacitor's equivalent series resistance may be large enough to limit the zener current to less than the maximum 100 mA rating. However, in most high voltage applications, an additional series resistor will probably be required. It is recommended that this resistor limit the zener current to approximately 25 mA for optimal performance. The circuit can be optimized by adjusting the zener current (RB) during operation, while observing the circuit's efficiency. The value of the series resistor can be calculated as follows:

$$R_B \approx \frac{V_{in(max)}}{I_Z}$$

The equation below is used to calculate a minimum value bootstrap capacitor based on a minimum zener voltage and an upper limit current source.

$$C_{B(min)} = I \frac{\Delta t}{\Delta V} = 4.0 \text{ mA} \frac{t_{on}}{4.0 \text{ V}} = 0.001 \text{ t}_{on}$$

Parametric operation of the MC34165 is guaranteed over a supply voltage range of 3.0 V to 65 V. When operating below 3.0 V, the Bootstrap Input should be connected to  $V_{CC}$ . Figure 15 shows that non–parametric operation down to 1.7 V at room temperature is possible.

#### Package

The MC34165 is contained in a heatsinkable 16–lead plastic dual–in–line power package in which the die is mounted on a special heat tab copper alloy lead frame. This tab consists of the four center ground pins that are specifically designed to improve thermal conduction from the die to the circuit board. Figures 16 and 17 show a simple and effective method of utilizing the printed circuit board medium as a heat dissipater by soldering these pins to an adequate area of copper foil. This permits the use of standard layout and mounting practices while having the ability to halve the junction–to–air thermal resistance. These examples are for a symmetrical layout on a single–sided board with two ounce per square foot of copper.

#### APPLICATIONS

The following converter applications show the simplicity and flexibility of this circuit architecture. Three main converter topologies are demonstrated with actual test data shown below each of the circuit diagrams.

#### Figure 21. Step–Down Converter



Test	Condition	Results
Line Regulation	$V_{in}$ = 12 V to 56 V, I <sub>O</sub> = 1.0 A	9.0 mV = ± 0.049%
Load Regulation	$V_{in}$ = 48 V, I <sub>O</sub> = 0.1 A to 1.0 A	9.0 mV = ± 0.049%
Output Ripple	V <sub>in</sub> = 48 V, I <sub>O</sub> = 1.0 A	20 mVp–p
Short Circuit Current	$V_{in}$ = 48 V, R <sub>L</sub> = 0.1 $\Omega$	1.23 A
Efficiency, Without Bootstrap	V <sub>in</sub> = 48 V, I <sub>O</sub> = 1.0 A	74.9%
Efficiency, With Bootstrap	V <sub>in</sub> = 48 V, I <sub>O</sub> = 1.0 A	75.5%

L = 65 turns of # 18 AWG on Magenetics Inc. 55345–A2 core.







#### Figure 23. Step–Up Converter



Test	Condition	Results
Line Regulation	$V_{in}$ = 10 V to 20 V, I <sub>O</sub> = 150 mA	11 mV = ± 0.11%
Load Regulation	$V_{in}$ = 12 V, I <sub>O</sub> = 15 mA to 150 mA	9.0 mV = ± 0.09%
Output Ripple	V <sub>in</sub> = 12 V, I <sub>O</sub> = 150 mA	125 mVp–p
Efficiency	V <sub>in</sub> = 12 V, I <sub>O</sub> = 150 mA	85.8%

L = 65 turns of # 18 AWG on Magenetics Inc. 55345–A2 core.

Figure 24. External Current Boost Connections for I<sub>pk (Switch)</sub> Greater Than 1.5 A Figure 24A. External NPN Switch Figure 24B. External NPN Saturated Switch





### Figure 25. Voltage–Inverting Converter



Test	Condition	Results
Line Regulation	$V_{in}$ = 15 V to 30 V, I <sub>O</sub> = 300 mA	$3.0 \text{ mV} = \pm 0.06\%$
Load Regulation	$V_{in}$ = 24 V, I <sub>O</sub> = 30 mA to 300 mA	1.0 mV = ± 0.02%
Output Ripple	V <sub>in</sub> = 24 V, I <sub>O</sub> = 300 mA	50 mVp–p
Short Circuit Current	$V_{in}$ = 24 V, R <sub>L</sub> = 0.1 $\Omega$	1.12 A
Efficiency, Without Bootstrap	V <sub>in</sub> = 24 V, I <sub>O</sub> = 300 mA	81.3%
Efficiency, With Bootstrap	V <sub>in</sub> = 24 V, I <sub>O</sub> = 300 mA	82.7%

L = 65 turns of # 18 AWG on Magenetics Inc. 55345–A2 core.





Figure 26B. External PNP Saturated Switch



Figure 27. Printed Circuit Board and Component Layout (Circuits of Figures 21, 23, 25)



Bottom View



Top View



Bottom View



Top View



Bottom View



All printed circuit boards are 2.58" in width by 1.9" in height.

#### Table 1. Design Equations

Calculation	Step–Down	Step–Up	Voltage–Inverting
ton toff (Notes 1, 2, 3)	V <sub>out</sub> + V <sub>F</sub> V <sub>in</sub> - V <sub>sat</sub> - V <sub>out</sub>	$\frac{V_{out} + V_{F} - V_{in}}{V_{in} - V_{sat}}$	$\frac{ V_{out}  + V_F}{V_{in} - V_{sat}}$
ton	$f\left(\frac{\frac{t_{on}}{t_{off}}}{\left(\frac{t_{on}}{t_{off}} + 1\right)}\right)$	$f\left(\frac{\frac{t_{on}}{t_{off}}}{\left(\frac{t_{on}}{t_{off}} + 1\right)}\right)$	$f\left(\frac{\frac{t_{on}}{t_{off}}}{f\left(\frac{t_{on}}{t_{off}} + 1\right)}\right)$
CT	$\frac{32.143 \cdot 10^{-6}}{f}$	$\frac{32.143 \cdot 10^{-6}}{f}$	$\frac{32.143 \cdot 10^{-6}}{f}$
I <sub>L(avg)</sub>	l <sub>out</sub>	$I_{out} \left( \frac{t_{on}}{t_{off}} + 1 \right)$	$I_{out} \left( \frac{t_{on}}{t_{off}} + 1 \right)$
<sup>I</sup> pk (Switch)	$I_{L(avg)} + \frac{\Delta I_{L}}{2}$	$I_{L(avg)} + \frac{\Delta I_{L}}{2}$	$I_{L(avg)} + \frac{\Delta I_{L}}{2}$
RSC	0.25 · K Ipk (Switch)	$\frac{0.25 \cdot K}{I_{pk} (Switch)}$	<u> </u>
L	$\left( rac{V_{in} - V_{sat} - V_{out}}{\Delta I_{L}}  ight) t_{on}$	$\left( rac{{\sf V}_{\sf in} \ - \ {\sf V}_{\sf sat}}{\Delta {\sf I}_{\sf L}}  ight) {\sf t}_{\sf on}$	$\left( rac{{\sf V}_{\sf in}\ -\ {\sf V}_{\sf sat}}{\Delta {\sf I}_{\sf L}}  ight) {\sf t}_{\sf on}$
Vripple(p–p)	$\Delta I_{L} \sqrt{\left(\frac{1}{8f C_{O}}\right)^{2} + (ESR)^{2}}$	$\approx \frac{t_{on} l_{out}}{C_{O}}$	$\approx \frac{t_{on} l_{out}}{C_{O}}$
Vout	$V_{ref}\left(\frac{R_2}{R_1} + 1\right)$	$V_{ref}\left(\frac{R_2}{R_1} + 1\right)$	$V_{ref}\left(\frac{R_2}{R_1} + 1\right)$

The following Converter Characteristics must be chosen:

Vin - Nominal operating input voltage.

Vout - Desired output voltage.

I<sub>out</sub> – Desired output current.

- $\Delta I_L Desired peak-to-peak inductor ripple current. For maximum output current, it is suggested that <math>\Delta I_L$  be chosen to be less than 10% of the average inductor current  $I_{L(avg)}$ . This will help prevent  $I_{pk}$  (Switch) from reaching the current threshold set by RSC. If the design goal is to use a minimum inductance value, let  $\Delta I_L = 2(I_L(avg))$ . This will proportionally reduce converter output current capability.
- f Maximum output switch frequency.
- V<sub>ripple(p-p)</sub> Desired peak-to-peak output ripple voltage. For best performance, the ripple voltage should be kept to a low value since it will directly affect line and load regulation. Capacitor C<sub>O</sub> should be a low equivalent series resistance (ESR) electrolytic designed for switching regulator applications.
  - K Multiplier number as determined by Figure 20, for determining the appropriate value for RSC.

NOTES: 1. V<sub>sat</sub> – Saturation voltage of the output switch, refer to Figures 7 and 8.

2. V<sub>F</sub> – Output rectifier forward voltage drop. Typical value for MBR160 Schottky barrier rectifier is 0.6 V.

3. The calculated ton/toff must not exceed the minimum guaranteed oscillator charge to discharge ratio of 8, at the minimum operating input voltage.

#### OUTLINE DIMENSIONS



Motorola reserves the right to make changes without further notice to any products herein. Motorola makes no warranty, representation or guarantee regarding the suitability of its products for any particular purpose, nor does Motorola assume any liability arising out of the application or use of any product or circuit, and specifically disclaims any and all liability, including without limitation consequential or incidental damages. "Typical" parameters can and do vary in different applications. All operating parameters, including "Typicals" must be validated for each customer application by customer's technical experts. Motorola does not convey any license under its patent rights nor the rights of others. Motorola products are not designed, intended, or authorized for use as components in systems intended for surgical implant into the body, or other applications intended to support or sustain life, or for any other application in which the failure of the Motorola product could create a situation where personal injury or death may occur. Should Buyer purchase or use Motorola products for any such unintended or unauthorized application, Buyer shall indemnify and hold Motorola and its officers, employees, subsidiaries, affiliates, and distributors harmless against all claims, costs, damages, and expenses, and reasonable attorney fees arising out of, directly or indirectly, any claim of personal injury or death Motorola was negligent regarding the design or manufacture of the part. Motorola and **M** are registered trademarks of Motorola, Inc. is an Equal Opportunity/Affirmative Action Employer.

#### Literature Distribution Centers:

USA: Motorola Literature Distribution; P.O. Box 20912; Phoenix, Arizona 85036.

EUROPE: Motorola Ltd.; European Literature Centre; 88 Tanners Drive, Blakelands, Milton Keynes, MK14 5BP, England.

JAPAN: Nippon Motorola Ltd.; 4-32-1, Nishi-Gotanda, Shinagawa-ku, Tokyo 141, Japan.

ASIA PACIFIC: Motorola Semiconductors H.K. Ltd.; Silicon Harbour Center, No. 2 Dai King Street, Tai Po Industrial Estate, Tai Po, N.T., Hong Kong.



MC34165/D