


Power Switching Regulators

The MC34163 series are monolithic power switching regulators that contain the primary functions required for DC-to-DC converters. This series is specifically designed to be incorporated in step-up, step-down, and voltage-inverting applications with a minimum number of external components.

These devices consist of two high gain voltage feedback comparators, temperature compensated reference, controlled duty cycle oscillator, driver with bootstrap capability for increased efficiency, and a high current output switch. Protective features consist of cycle—by—cycle current limiting, and internal thermal shutdown. Also included is a low voltage indicator output designed to interface with microprocessor based systems.

These devices are contained in a 16 pin dual-in-line heat tab plastic package for improved thermal conduction.


- Output Switch Current in Excess of 3.0 A
- Operation from 2.5 V to 40 V Input
- Low Standby Current
- Precision 2% Reference
- Controlled Duty Cycle Oscillator
- Driver with Bootstrap Capability for Increased Efficiency
- Cycle-by-Cycle Current Limiting
- Internal Thermal Shutdown Protection
- Low Voltage Indicator Output for Direct Microprocessor Interface
- Heat Tab Power Package




MC34163 MC33163

POWER SWITCHING REGULATORS

SEMICONDUCTOR TECHNICAL DATA





ORDERING INFORMATION

| Device | Tested Operating Temperature Range | Package |
|-----------|---|---------|
| MC34163DW | T. 00 to 1700C | SOP-16L |
| MC34163P | $T_A = 0^\circ \text{ to } +70^\circ \text{C}$ | DIP-16 |
| MC33163DW | T 400 to 10500 | SOP-16L |
| MC33163P | $T_A = -40^{\circ} \text{ to } +85^{\circ}\text{C}$ | DIP-16 |

MAXIMUM RATINGS

| Rating | Symbol | Value | Unit |
|---|------------------------------|--|------|
| Power Supply Voltage | Vcc | 40 | V |
| Switch Collector Voltage Range | VC(switch) | -1.0 to + 40 | V |
| Switch Emitter Voltage Range | VE(switch) | - 2.0 to VC(switch) | V |
| Switch Collector to Emitter Voltage | VCE(switch) | 40 | V |
| Switch Current (Note 1) | Isw | 3.4 | Α |
| Driver Collector Voltage | VC(driver) | -1.0 to +40 | V |
| Driver Collector Current | IC(driver) | 150 | mA |
| Bootstrap Input Current Range (Note 1) | I _{BS} | -100 to +100 | mA |
| Current Sense Input Voltage Range | V _{Ipk} (Sense) | (V _{CC} -7.0) to (V _{CC} +1.0) | V |
| Feedback and Timing Capacitor Input Voltage Range | V _{in} | -1.0 to + 7.0 | V |
| Low Voltage Indicator Output Voltage Range | VC(LVI) | -1.0 to + 40 | V |
| Low Voltage Indicator Output Sink Current | IC(LVI) | 10 | mA |
| Thermal Characteristics P Suffix, Dual–In–Line Case 648C Thermal Resistance, Junction–to–Air Thermal Resistance, Junction–to–Case (Pins 4, 5, 12, 13) DW Suffix, Surface Mount Case 751G Thermal Resistance, Junction–to–Air Thermal Resistance, Junction–to–Case (Pins 4, 5, 12, 13) | RθЈА RθЈС RθЈА RθЈС | 80 15 94 18 | °C/W |
| Operating Junction Temperature | TJ | +150 | °C |
| Operating Ambient Temperature (Note 3) MC34163 MC33163 | T _A | 0 to +70 - 40 to + 85 | °C |
| Storage Temperature Range | T _{stg} | - 65 to +150 | °C |

 $\textbf{ELECTRICAL CHARACTERISTICS} \quad (V_{CC} = 15 \text{ V}, \text{ Pin } 16 = V_{CC}, C_T = 620 \text{ pF, for typical values } T_A = 25^{\circ}\text{C, for min/max val$ the operating ambient temperature range that applies (Note 3), unless otherwise noted.)

| Characteristic | Symbol | Min | Тур | Max | Unit |
|--|---------------------------------------|------------------|--------------------|---------------------|---------------|
| DSCILLATOR | | | • | • | • |
| Frequency T _A = 25°C Total Variation over V _{CC} = 2.5 V to 40 V, and Temperature | fosc | 46 45 | 50 - | 54 55 | kHz |
| Charge Current | I _{chg} | _ | 225 | _ | μА |
| Discharge Current | Idischg | - | 25 | - | μА |
| Charge to Discharge Current Ratio | I _{chg} /I _{dischg} | 8.0 | 9.0 | 10 | _ |
| Sawtooth Peak Voltage | VOSC(P) | _ | 1.25 | _ | V |
| Sawtooth Valley Voltage | Vosc(V) | _ | 0.55 | _ | V |
| EEDBACK COMPARATOR 1 | | | • | • | |
| Threshold Voltage T _A = 25°C Line Regulation (V _{CC} = 2.5 V to 40 V, T _A = 25°C) Total Variation over Line, and Temperature | V _{th} (FB1) | 4.9 - 4.85 | 5.05 0.008 — | 5.2 0.03 5.25 | V %/V V |
| Input Bias Current (V _{FB1} = 5.05 V) | I _{IB} (FB1) | _ | 100 | 200 | μА |

NOTES: 1. Maximum package power dissipation limits must be observed.

 $\textbf{ELECTRICAL CHARACTERISTICS (continued)} \ (\text{V}_{CC} = 15 \ \text{V}, \text{Pin } 16 = \text{V}_{CC}, \ \text{C}_{T} = 620 \ \text{pF, for typical values T}_{A} = 25 \ \text{°C, for min/max values} \ \text{T}_{A} = 25 \ \text{C}_{A} =$ TA is the operating ambient temperature range that applies (Note 3), unless otherwise noted.)


| Characteristic | Symbol | Min | Тур | Max | Unit |
|---|---------------------------|-----------------------|-----------------------|------------------------|---------------|
| FEEDBACK COMPARATOR 2 | | | | | |
| Threshold Voltage $T_A=25^{\circ}C$ Line Regulation (V _{CC} = 2.5 V to 40 V, $T_A=25^{\circ}C$) Total Variation over Line, and Temperature | V _{th} (FB2) | 1.225 - 1.213 | 1.25 0.008 – | 1.275 0.03 1.287 | V %/V V |
| Input Bias Current (V _{FB2} = 1.25 V) | I _{IB(FB2)} | - 0.4 | 0 | 0.4 | μΑ |
| CURRENT LIMIT COMPARATOR | | | | | |
| Threshold Voltage $T_A = 25^{\circ}C$ Total Variation over $V_{CC} = 2.5 \text{ V}$ to 40 V, and Temperature | Vth(Ipk Sense) | _ 230 | 250 – | - 270 | mV |
| Input Bias Current (V _{Ipk} (Sense) = 15 V) | I _{IB} (sense) | - | 1.0 | 20 | μΑ |
| DRIVER AND OUTPUT SWITCH (Note 2) | | | | | |
| Sink Saturation Voltage (ISW = 2.5 A, Pins 14, 15 grounded) Non–Darlington Connection (RPin 9 = 110 Ω to V _{CC} , ISW/IDRV \approx 20) Darlington Connection (Pins 9, 10, 11 connected) | VCE(sat) | _ _ | 0.6 1.0 | 1.0 1.4 | V |
| Collector Off–State Leakage Current (VCE = 40 V) | IC(off) | - | 0.02 | 100 | μΑ |
| Bootstrap Input Current Source (V _{BS} = V _{CC} + 5.0 V) | I _{source} (DRV) | 0.5 | 2.0 | 4.0 | mA |
| Bootstrap Input Zener Clamp Voltage (IZ = 25 mA) | ٧z | V _{CC} + 6.0 | V _{CC} + 7.0 | V _{CC} + 9.0 | V |
| LOW VOLTAGE INDICATOR | | | | | |
| Input Threshold (V _{FB2} Increasing) | V_{th} | 1.07 | 1.125 | 1.18 | V |
| Input Hysteresis (VFB2 Decreasing) | VH | _ | 15 | _ | mV |
| Output Sink Saturation Voltage (I _{Sink} = 2.0 mA) | VOL(LVI) | - | 0.15 | 0.4 | V |
| Output Off-State Leakage Current (VOH = 15 V) | ГОН | _ | 0.01 | 5.0 | μΑ |
| TOTAL DEVICE | | | | | |
| Standby Supply Current (V_{CC} = 2.5 V to 40 V, Pin 8 = V_{CC} , Pins 6, 14, 15 = Gnd, remaining pins open) | lcc | _ | 6.0 | 10 | mA |


NOTES: 1. Maximum package power dissipation limits must be observed.

2. Low duty cycle pulse techniques are used during test to maintain junction temperature as close to ambient as possible.

3. T_{low} = 0°C for MC34163


Thigh = +70°C for MC34163







 $T_{high} = +70^{\circ}C$ for MC34163 $= -40^{\circ}$ C for MC33163 = +85°C for MC33163

Figure 3. Feedback Comparator 1 Input Bias **Current versus Temperature** $V_{CC} = 15 V$










Figure 7. Output Switch Source Saturation versus Emitter Current




Figure 8. Output Switch Sink Saturation versus Collector Current




Figure 9. Output Switch Negative Emitter **Voltage versus Temperature** 0 Gnd $I_C = 10 \,\mu\text{A}$ V_E, EMITTER VOLTAGE (V) -0.4- 0.8 IC = 10 mA-1.2V_{CC} = 15 V Pins 7, 8, 9, 10, 16 = V_{CC} -1.6Pins 4, 6 = GndPin 14 Driven Negative

25

T_A, AMBIENT TEMPERATURE (°C)

50

75

100

125


-2.0- 55

- 25

0

Figure 10. Low Voltage Indicator Output Sink Saturation Voltage versus Sink Current VOL (LVI), OUTPUT SATURATION VOLTAGE (V) 0.5 = 15 V VCC = 25°C ΤA 0.4 0.3 0.2 0.1 0 0 2.0 4.0 8.0 I_{Sink}, OUTPUT SINK CURRENT (mA)

Figure 11. Current Limit Comparator Threshold **Voltage versus Temperature** V_{CC} = 15 V



Current versus Temperature 1.6 IB (Sense), INPUT BIAS CURRENT (μA) V_{CC} = 15 V V_{Ipk} (Sense) = 15 V 1.2 1.0 0.8 0.6 - 55 - 25 0 25 50 75 100 125 TA, AMBIENT TEMPERATURE (°C)

Figure 12. Current Limit Comparator Input Bias

versus Supply Voltage 8.0 I_{CC}, SUPPLY CURRENT (mA) 6.0 4.0 Pins 7, 8, 16 = V_{CC} 2.0 Pins 4, 6, 14 = Gnd Remaining Pins Open $T_A = 25^{\circ}C$ 0 10 0 40 V_{CC}, SUPPLY VOLTAGE (V)

Figure 13. Standby Supply Current




Figure 15. Minimum Operating Supply $V_{\text{CC}(\text{min})}$, MINIMUM OPERATING SUPPLY VOLTAGE (V) **Voltage versus Temperature** $C_T = 620 pF$ Pins 7,8 = V_{CC} Pins 4, 14 = Gnd 2.6 Pin 9 = $1.0 \text{ k}\Omega$ to 15 V Pin 10 = 100 Ω to 15 V Pin 16 Open 2.2 1.8 Pin 16 = V_{CC} 1.0 - 55 - 25 0 25 50 75 100 125 TA, AMBIENT TEMPERATURE (°C)

Figure 16. P Suffix (DIP-16) Thermal Resistance and Maximum Power Dissipation versus P.C.B. Copper Length




Figure 17. DW Suffix (SOP-16L) Thermal Resistance and Maximum Power Dissipation versus P.C.B. Copper Length




Figure 18. Representative Block Diagram





Figure 19. Typical Operating Waveforms



INTRODUCTION

The MC34163 series are monolithic power switching regulators optimized for DC-to-DC converter applications. The combination of features in this series enables the system designer to directly implement step-up, step-down, and voltage-inverting converters with a minimum number of external components. Potential applications include cost sensitive consumer products as well as equipment for the automotive, computer, and industrial markets. A Representative Block Diagram is shown in Figure 18.

OPERATING DESCRIPTION

The MC34163 operates as a fixed on-time, variable off-time voltage mode ripple regulator. In general, this mode of operation is somewhat analogous to a capacitor charge pump and does not require dominant pole loop compensation for converter stability. The Typical Operating Waveforms are shown in Figure 19. The output voltage waveform shown is for a step-down converter with the ripple and phasing exaggerated for clarity. During initial converter start-up, the feedback comparator senses that the output voltage level is below nominal. This causes the output switch to turn on and off at a frequency and duty cycle controlled by the oscillator, thus pumping up the output filter capacitor. When the output voltage level reaches nominal, the feedback comparator sets the latch, immediately terminating switch conduction. The feedback comparator will inhibit the switch until the load current causes the output voltage to fall below nominal. Under these conditions, output switch conduction can be inhibited for a partial oscillator cycle, a partial cycle plus a complete cycle, multiple cycles, or a partial cycle plus multiple cycles.

Oscillator

The oscillator frequency and on-time of the output switch are programmed by the value selected for timing capacitor CT. Capacitor CT is charged and discharged by a 9 to 1 ratio internal current source and sink, generating a negative going sawtooth waveform at Pin 6. As C_T charges, an internal pulse is generated at the oscillator output. This pulse is connected to the NOR gate center input, preventing output switch conduction, and to the AND gate upper input, allowing the latch to be reset if the comparator output is low. Thus, the output switch is always disabled during ramp-up and can be enabled by the comparator output only at the start of ramp-down. The oscillator peak and valley thresholds are 1.25 V and 0.55 V, respectively, with a charge current of 225 μA and a discharge current of 25 $\mu A,$ yielding a maximum on-time duty cycle of 90%. A reduction of the maximum duty cycle may be required for specific converter configurations. This can be accomplished with the addition of an external dead-time resistor (RDT) placed across CT. The resistor increases the discharge current which reduces the on-time of the output switch. A graph of the Output Switch On-Off Time versus Oscillator Timing Capacitance for various values of RDT is shown in Figure 1. Note that the maximum output duty cycle, t_{ON}/t_{ON} + t_{Off} , remains constant for values of C_T greater than 0.2 nF. The converter output can be inhibited by

clamping C_T to ground with an external NPN small-signal transistor.

Feedback and Low Voltage Indicator Comparators

Output voltage control is established by the Feedback comparator. The inverting input is internally biased at 1.25 V and is not pinned out. The converter output voltage is typically divided down with two external resistors and monitored by the high impedance noninverting input at Pin 2. The maximum input bias current is $\pm 0.4 \,\mu\text{A}$, which can cause an output voltage error that is equal to the product of the input bias current and the upper divider resistance value. For applications that require 5.0 V, the converter output can be directly connected to the noninverting input at Pin 3. The high impedance input, Pin 2, must be grounded to prevent noise pickup. The internal resistor divider is set for a nominal voltage of 5.05 V. The additional 50 mV compensates for a 1.0% voltage drop in the cable and connector from the converter output to the load. The Feedback comparator's output state is controlled by the highest voltage applied to either of the two noninverting inputs.

The Low Voltage Indicator (LVI) comparator is designed for use as a reset controller in microprocessor–based systems. The inverting input is internally biased at 1.125 V, which sets the noninverting input thresholds to 90% of nominal. The LVI comparator has 15 mV of hysteresis to prevent erratic reset operation. The Open Collector output is capable of sinking in excess of 6.0 mA (see Figure 10). An external resistor (R_{LVI}) and capacitor (C_{DLY}) can be used to program a reset delay time (t_{DLY}) by the formula shown below, where V_{th(MPU)} is the microprocessor reset input threshold. Refer to Figure 20.

$$t_{DLY} = R_{LVI} C_{DLY} \ln \left(\frac{1}{1 - \frac{V_{th(MPU)}}{V_{out}}} \right)$$

Current Limit Comparator, Latch and Thermal Shutdown

With a voltage mode ripple converter operating under normal conditions, output switch conduction is initiated by the oscillator and terminated by the Voltage Feedback comparator. Abnormal operating conditions occur when the converter output is overloaded or when feedback voltage sensing is lost. Under these conditions, the Current Limit comparator will protect the Output Switch.

The switch current is converted to a voltage by inserting a fractional ohm resistor, R_{SC} , in series with V_{CC} and output switch transistor Q_2 . The voltage drop across R_{SC} is monitored by the Current Sense comparator. If the voltage drop exceeds 250 mV with respect to V_{CC} , the comparator will set the latch and terminate output switch conduction on a cycle–by–cycle basis. This Comparator/Latch configuration ensures that the Output Switch has only a single on–time during a given oscillator cycle. The calculation for a value of R_{SC} is:

$$R_{SC} = \frac{0.25 \text{ V}}{\text{lpk(Switch)}}$$

Figures 11 and 12 show that the Current Sense comparator threshold is tightly controlled over temperature and has a typical input bias current of 1.0 μ A. The propagation delay from the comparator input to the Output Switch is typically 200 ns. The parasitic inductance associated with RSC and the circuit layout should be minimized. This will prevent unwanted voltage spikes that may falsely trip the Current Limit comparator.

Internal thermal shutdown circuitry is provided to protect the IC in the event that the maximum junction temperature is exceeded. When activated, typically at 170°C, the Latch is forced into the "Set" state, disabling the Output Switch. This feature is provided to prevent catastrophic failures from accidental device overheating. It is not intended to be used as a replacement for proper heatsinking.

Driver and Output Switch

To aid in system design flexibility and conversion efficiency, the driver current source and collector, and output switch collector and emitter are pinned out separately. This allows the designer the option of driving the output switch into saturation with a selected force gain or driving it near saturation when connected as a Darlington. The output switch has a typical current gain of 70 at 2.5 A and is designed to switch a maximum of 40 V collector to emitter, with up to 3.4 A peak collector current. The minimum value for RSC is:

$$RSC(min) = \frac{0.25 \text{V}}{3.4 \text{A}} = 0.0735 \ \Omega$$

When configured for step-down or voltage-inverting applications, as in Figures 20 and 24, the inductor will forward bias the output rectifier when the switch turns off. Rectifiers with a high forward voltage drop or long turn-on delay time should not be used. If the emitter is allowed to go sufficiently negative, collector current will flow, causing additional device heating and reduced conversion efficiency.

Figure 9 shows that by clamping the emitter to 0.5 V, the collector current will be in the range 10 μ A over temperature. A 1N5822 or equivalent Schottky barrier rectifier is recommended to fulfill these requirements.

A bootstrap input is provided to reduce the output switch saturation voltage in step-down and voltage-inverting converter applications. This input is connected through a series resistor and capacitor to the switch emitter and is used to raise the internal 2.0 mA bias current source above V_{CC}. An internal zener limits the bootstrap input voltage to V_{CC}+7.0 V. The capacitor's equivalent series resistance must limit the zener current to less than 100 mA. An additional series resistor may be required when using tantalum or other low ESR capacitors. The equation below is used to calculate a minimum value bootstrap capacitor based on a minimum zener voltage and an upper limit current source.

$$C_{B(min)} = I \frac{\Delta t}{\Delta V} = 4.0 \text{ mA} \frac{t_{ON}}{4.0 V} = 0.001 t_{ON}$$

Parametric operation of the MC34163 is guaranteed over a supply voltage range of 2.5 V to 40 V. When operating below 3.0 V, the Bootstrap Input should be connected to V_{CC}. Figure 15 shows that functional operation down to 1.7 V at room temperature is possible.


Package

The MC34163 is contained in a heatsinkable 16–lead plastic dual–in–line package in which the die is mounted on a special heat tab copper alloy lead frame. This tab consists of the four center ground pins that are specifically designed to improve thermal conduction from the die to the circuit board. Figures 16 and 17 show a simple and effective method of utilizing the printed circuit board medium as a heat dissipater by soldering these pins to an adequate area of copper foil. This permits the use of standard layout and mounting practices while having the ability to halve the junction–to–air thermal resistance. These examples are for a symmetrical layout on a single–sided board with two ounce per square foot of copper.

APPLICATIONS

The following converter applications show the simplicity and flexibility of this circuit architecture. Three main converter topologies are demonstrated with actual test data shown below each of the circuit diagrams.

Figure 20. Step-Down Converter



| Test Condition | | Results |
|-------------------------------|--|------------------|
| Line Regulation | $V_{in} = 8.0 \text{ V to } 24 \text{ V}, I_{O} = 3.0 \text{ A}$ | 6.0 mV = ± 0.06% |
| Load Regulation | $V_{in} = 12 \text{ V}, I_{O} = 0.6 \text{ A to } 3.0 \text{ A}$ | 2.0 mV = ± 0.02% |
| Output Ripple | V _{in} = 12 V, I _O = 3.0 A | 36 mVp–p |
| Short Circuit Current | V_{in} = 12 V, R_L = 0.1 Ω | 3.3 A |
| Efficiency, Without Bootstrap | V _{in} = 12 V, I _O = 3.0 A | 76.7% |
| Efficiency, With Bootstrap | V _{in} = 12 V, I _O = 3.0 A | 81.2% |

Figure 21. External Current Boost Connections for I_{pk} (Switch) Greater Than 3.4 A

Figure 21A. External NPN Switch

Figure 21B. External PNP Saturated Switch






Figure 22. Step-Up Converter



| Test | Condition | Results |
|-----------------|--|------------------------------|
| Line Regulation | $V_{in} = 9.0 \text{ V to } 16 \text{ V}, I_{O} = 0.6 \text{ A}$ | $30 \text{ mV} = \pm 0.05\%$ |
| Load Regulation | $V_{in} = 12 \text{ V}, I_O = 0.1 \text{ A to } 0.6 \text{ A}$ | 50 mV = ± 0.09% |
| Output Ripple | V _{in} = 12 V, I _O = 0.6 A | 140 mVp–p |
| Efficiency | V _{in} = 12 V, I _O = 0.6 A | 88.1% |

Figure 23. External Current Boost Connections for I_{pk} (Switch) Greater Than 3.4 A

Figure 23A. External NPN Switch Figure 23B. External PNP Saturated Switch







Figure 24. Voltage-Inverting Converter



| Test | Condition | Results |
|-------------------------------|--|------------------|
| Line Regulation | $V_{in} = 9.0 \text{ V to } 16 \text{ V}, I_{O} = 1.0 \text{ A}$ | 5.0 mV = ± 0.02% |
| Load Regulation | $V_{in} = 12 \text{ V}, I_O = 0.6 \text{ A to } 1.0 \text{ A}$ | 2.0 mV = ± 0.01% |
| Output Ripple | V _{in} = 12 V, I _O = 1.0 A | 130 mVp–p |
| Short Circuit Current | V_{in} = 12 V, R_L = 0.1 Ω | 3.2 A |
| Efficiency, Without Bootstrap | V _{in} = 12 V, I _O = 1.0 A | 73.1% |
| Efficiency, With Bootstrap | V _{in} = 12 V, I _O = 1.0 A | 77.5% |

Figure 25. External Current Boost Connections for Ipk (Switch) Greater Than 3.4 A

Figure 25A. External NPN Switch

Figure 25B. External PNP Saturated Switch







Figure 26. Printed Circuit Board and Component Layout (Circuits of Figures 20, 22, 24)




Bottom View




Top View




Bottom View



Top View



Bottom View



Top View

All printed circuit boards are 2.58" in width by 1.9" in height.

Figure 27. Design Equations

| Calculation | Step-Down | Step-Up | Voltage-Inverting |
|--|--|--|--|
| $\frac{t_{\text{on}}}{t_{\text{off}}}$ (Notes 1, 2, 3) | $\frac{V_{out} + V_{F}}{V_{in} - V_{sat} - V_{out}}$ | $\frac{V_{out} + V_{F} - V_{in}}{V_{in} - V_{sat}}$ | lV _{out} l + V _F V _{in} − V _{sat} |
| ^t on | $f\left(\frac{\frac{t_{\text{on}}}{t_{\text{off}}}}{\left(\frac{t_{\text{on}}}{t_{\text{off}}} + 1\right)}\right)$ | $f\left(\frac{\frac{t_{\text{on}}}{t_{\text{off}}}}{\left(\frac{t_{\text{on}}}{t_{\text{off}}} + 1\right)}\right)$ | $f\left(\frac{\frac{t_{\text{On}}}{t_{\text{off}}}}{\left(\frac{t_{\text{On}}}{t_{\text{off}}} + 1\right)}\right)$ |
| C _T | <u>32.143 ⋅ 10⁻⁶</u> | 32.143 · 10 ⁻⁶ | 32.143 · 10 ⁻⁶ |
| I _{L(avg)} | lout | $I_{out} \left(\frac{t_{on}}{t_{off}} + 1 \right)$ | $I_{out} \left(\frac{t_{on}}{t_{off}} + 1 \right)$ |
| Ipk (Switch) | $I_{L(avg)} + \frac{\Delta I_{L}}{2}$ | $I_{L(avg)} + \frac{\Delta I_{L}}{2}$ | $I_{L(avg)} + \frac{\Delta I_{L}}{2}$ |
| R _{SC} | 0.25 Ipk (Switch) | 0.25 Ipk (Switch) | 0.25 Ipk (Switch) |
| L | $\left(\frac{V_{in} - V_{sat} - V_{out}}{\Delta I_{L}}\right) t_{on}$ | $\left(rac{ V_{in} - V_{sat}}{\Delta I_L} \right) t_{on}$ | $\left(\frac{V_{in} - V_{sat}}{\Delta I_{L}}\right) t_{on}$ |
| Vripple(p–p) | $\Delta I_{L} \sqrt{\left(\frac{1}{8f C_{O}}\right)^{2} + (ESR)^{2}}$ | $\approx \frac{t_{OO} l_{Out}}{c_{O}}$ | $\approx \frac{t_{OU}}{c_{O}}$ |
| V _{out} | $V_{ref}\left(\frac{R_2}{R_1} + 1\right)$ | $V_{ref}\left(\frac{R_2}{R_1} + 1\right)$ | $V_{ref}\left(\frac{R_2}{R_1} + 1\right)$ |

The following Converter Characteristics must be chosen:

Vin - Nominal operating input voltage.

Vout - Desired output voltage.

Iout - Desired output current.

Desired peak-to-peak inductor ripple current. For maximum output current it is suggested that ΔI_L be chosen to be less than 10% of the average inductor current I_{L(avg)}. This will help prevent I_{pk} (Switch) from reaching the current limit threshold set by R_{SC}. If the design goal is to use a minimum inductance value, let ΔI_L = 2(I_{L(avg)}). This will proportionally reduce converter output current capability.


f - Maximum output switch frequency.

V_{ripple(p-p)} - Desired peak-to-peak output ripple voltage. For best performance the ripple voltage should be kept to a low value since it will directly affect line and load regulation. Capacitor C_O should be a low equivalent series resistance (ESR) electrolytic designed for switching regulator applications.

NOTES: 1. V_{Sat} – Saturation voltage of the output switch, refer to Figures 7 and 8.

- 2. V_F Output rectifier forward voltage drop. Typical value for 1N5822 Schottky barrier rectifier is 0.5 V.
- 3. The calculated ton/toff must not exceed the minimum guaranteed oscillator charge to discharge ratio of 8, at the minimum operating input voltage.

OUTLINE DIMENSIONS




NOTES:

- DIMENSIONING AND TOLERANCING PER ANSI Y14.5M, 1982.
- Y14.5M, 1982.
 CONTROLLING DIMENSION: INCH.
 DIMENSION L TO CENTER OF LEADS WHEN
 FORMED PARALLEL.
 DIMENSION B DOES NOT INCLUDE MOLD
- FLASH.
 5. INTERNAL LEAD CONNECTION, BETWEEN 4 AND 5, 12 AND 13.

| | INCHES | | MILLIN | IETERS |
|-----|-----------|-------|----------|--------|
| DIM | MIN | MAX | MIN | MAX |
| Α | 0.740 | 0.840 | 18.80 | 21.34 |
| В | 0.240 | 0.260 | 6.10 | 6.60 |
| С | 0.145 | 0.185 | 3.69 | 4.69 |
| D | 0.015 | 0.021 | 0.38 | 0.53 |
| Е | 0.050 BSC | | 1.27 BSC | |
| F | 0.040 | 0.070 | 1.02 | 1.78 |
| G | 0.100 BSC | | 2.54 BSC | |
| J | 0.008 | 0.015 | 0.20 | 0.38 |
| K | 0.115 | 0.135 | 2.92 | 3.43 |
| L | 0.300 | BSC | 7.62 | BSC |
| M | 0° | 10° | 0° | 10° |
| N | 0.015 | 0.040 | 0.39 | 1.01 |





- NOTES:
 1. DIMENSIONING AND TOLERANCING PER ANSI Y14.5M, 1982.

 CONTROLLING DIMENSION: MILLIMETER.

 DIMENSIONS A AND B DO NOT INCLUDE MOLD

- PROTRUSION.

 MAXIMUM MOLD PROTRUSION 0.15 (0.006) PER SIDE.
- 5. DIMENSION D DOES NOT INCLUDE DAMBAR PROTRUSION. ALLOWABLE DAMBAR PROTRUSION SHALL BE 0.13 (0.005) TOTAL IN EXCESS OF D DIMENSION AT MAXIMUM MATERIAL CONDITION.

| | MILLIMETERS | | INC | HES |
|-----|-------------|-------|-------|-------|
| DIM | MIN | MAX | MIN | MAX |
| Α | 10.15 | 10.45 | 0.400 | 0.411 |
| В | 7.40 | 7.60 | 0.292 | 0.299 |
| C | 2.35 | 2.65 | 0.093 | 0.104 |
| D | 0.35 | 0.49 | 0.014 | 0.019 |
| F | 0.50 | 0.90 | 0.020 | 0.035 |
| G | 1.27 BSC | | 0.050 | BSC |
| J | 0.25 | 0.32 | 0.010 | 0.012 |
| K | 0.10 | 0.25 | 0.004 | 0.009 |
| M | 0° | 7° | 0° | 7° |
| Р | 10.05 | 10.55 | 0.395 | 0.415 |
| R | 0.25 | 0.75 | 0.010 | 0.029 |

Motorola reserves the right to make changes without further notice to any products herein. Motorola makes no warranty, representation or guarantee regarding the suitability of its products for any particular purpose, nor does Motorola assume any liability arising out of the application or use of any product or circuit, and specifically disclaims any and all liability, including without limitation consequential or incidental damages. "Typical" parameters can and do vary in different applications. All operating parameters, including "Typicals" must be validated for each customer application by customer's technical experts. Motorola does not convey any license under its patent rights nor the rights of others. Motorola products are not designed, intended, or authorized for use as components in systems intended for surgical implant into the body, or other applications intended to support or sustain life, or for any other application in which the failure of the Motorola product could create a situation where personal injury or death may occur. Should Buyer purchase or use Motorola products for any such unintended or unauthorized application, Buyer shall indemnify and hold Motorola and its officers, employees, subsidiaries, affiliates, and distributors harmless against all claims, costs, damages, and expenses, and reasonable attorney fees arising out of, directly or indirectly, any claim of personal injury or death associated with such unintended or unauthorized use, even if such claim alleges that Motorola was negligent regarding the design or manufacture of the part. Motorola and are registered trademarks of Motorola, Inc. is an Equal Opportunity/Affirmative Action Employer.

Literature Distribution Centers:

USA: Motorola Literature Distribution; P.O. Box 20912; Phoenix, Arizona 85036.

EUROPE: Motorola Ltd.; European Literature Centre; 88 Tanners Drive, Blakelands, Milton Keynes, MK14 5BP, England.

JAPAN: Nippon Motorola Ltd.; 4–32–1, Nishi-Gotanda, Shinagawa-ku, Tokyo 141, Japan.

ASIA PACIFIC: Motorola Semiconductors H.K. Ltd.; Silicon Harbour Center, No. 2 Dai King Street, Tai Po Industrial Estate, Tai Po, N.T., Hong Kong.



