



# MC34058 MC34059

## Advance Information

# Hex EIA-485 Transceiver with Three-State Outputs

The Motorola MC34058/9 Hex Transceiver is composed of six driver/receiver combinations designed to comply with the EIA-485 standard. Features include three-state outputs, thermal shutdown for each driver, and current limiting in both directions. This device also complies with EIA-422 and CCITT Recommendations V.11 and X.27.


The devices are optimized for balanced multipoint bus transmission at rates to 20 MBPS (MC34059). The driver outputs/receiver inputs feature a wide common mode voltage range, allowing for their use in noisy environments. The current limit and thermal shutdown features protect the devices from line fault conditions.

The MC34058/9 is available in a space saving 7.0 mm 48 lead surface mount quad package designed for optimal heat dissipation.

- Meets EIA-485 Standard for Party Line Operation
- Meets EIA-422A and CCITT Recommendations V.11 and X.27
- Operating Ambient Temperature: 0°C to +70°C
- Common Mode Driver Output/Receiver Input Range: -7.0 to +12 V
- Positive and Negative Current Limiting
- Transmission Rates to 14 MBPS (MC34058) and 20 MBPS (MC34059)
- Driver Thermal Shutdown at 150°C Junction Temperature
- Thermal Shutdown Active Low Output
- Single +5.0 V Supply,  $\pm 10\%$
- Low Supply Current
- Compact 7.0 mm 48 Lead TQFP Plastic Package

## HEX EIA-485 TRANSCEIVER with THREE-STATE OUTPUTS

### SEMICONDUCTOR TECHNICAL DATA




**FTA SUFFIX**  
PLASTIC PACKAGE  
CASE 932  
(Thin QFP)

### ORDERING INFORMATION

Device	Operating Temperature Range	Package
MC34058FTA	$T_A = 0^\circ \text{ to } +70^\circ \text{C}$	TQFP-48
MC34059FTA		

### Representative Block Diagram



This device contains 1,399 active transistors.

## MAXIMUM RATINGS

Rating	Symbol	Value	Unit
Power Supply Voltage	$V_{CC}$	-0.5, 7.0	Vdc
Input Voltage (Driver Data, Enables)	$V_{in}$	7.0	Vdc
Applied Driver Output Voltage When in Three-State Condition ( $V_{CC} = 5.0$ V)	$V_Z$	-10, 14	Vdc
Applied Driver Output Voltage When $V_{CC} = 0$ V	$V_X$	$\pm 14$	Vdc
Output Current	$I_O$	Self Limiting	—
Storage Temperature	$T_{stg}$	-65, 150	°C

**NOTE:** Devices should not be operated at these limits. The "Recommended Operating Conditions" provides for actual device operation.

## RECOMMENDED OPERATING CONDITIONS (All limits are not necessarily functional concurrently.)

Characteristic	Symbol	Min	Typ	Max	Unit
Power Supply Voltage	$V_{CC}$	4.5	5.0	5.5	Vdc
Input Voltage (All Inputs Except Receiver Inputs)	$V_{in}$	0	—	$V_{CC}$	Vdc
Driver Output Voltage in Three-State Condition, Receiver Inputs, or When $V_{CC} = 0$ V	$V_{CM}$	-7.0	—	12	Vdc
Driver Output Current (Normal Data Transmission)	$I_O$	-60	—	60	mA
Operating Ambient Temperature	$T_A$	0	—	70	°C

ELECTRICAL CHARACTERISTICS ( $T_A = 25^\circ\text{C}$ ,  $V_{CC} = 5.0$  V  $\pm 10\%$ )

Characteristic	Symbol	Min	Typ	Max	Unit
----------------	--------	-----	-----	-----	------

## DRIVER CHARACTERISTICS

Output Voltage	$V_O$	0	—	$V_{CC}$	Vdc
Single Ended, $I_O = 0$	$ V_{OD1} $	1.5	—	—	Vdc
Differential, Open Circuit ( $I_O = 0$ )	$ V_{OD2} $	1.5	—	—	Vdc
Differential, $R_L = 54\ \Omega$	$ \Delta V_{OD2} $	—	—	200	mVdc
Change in Differential Voltage (Note 1), $R_L = 54\ \Omega$	$ \Delta V_{OD2A} $	2.0	—	—	Vdc
Differential, $R_L = 100\ \Omega$	$ V_{OD2A} $	—	—	200	mVdc
Change in Differential Voltage (Note 1), $R_L = 100\ \Omega$	$V_{OCM}$	—	—	3.0	Vdc
Common Mode Voltage, $R_L = 54\ \Omega$	$ \Delta V_{OCM} $	—	—	200	mVdc
Common Mode Voltage Change, $R_L = 54\ \Omega$					
Output Current (Each Output)	$I_{OS}$	-250	—	250	mA
Short Circuit Current, $-7.0\text{ V} \leq V_O \leq 12\text{ V}$					
Driver Data Inputs					Vdc
Low Level Voltage	$V_{ILD}$	—	—	0.8	
High Level Voltage	$V_{IHD}$	2.0	—	—	
Clamp Voltage ( $I_{in} = -18\text{ mA}$ )	$V_{IKD}$	-1.5	—	—	
Thermal Shutdown Junction Temperature	$T_{JTS}$	—	150	—	°C

## RECEIVER CHARACTERISTICS

Input Threshold	$R_O = \text{High}$ $R_O = \text{Low}$	$V_{th}$	— -200	— —	200 —	mVdc
Input Loading (Driver Disabled)						
Hysteresis		$V_H$	—	0.36 100	1.0 —	U.L. mV
Output Voltage	High ( $I_{OH} = -400\ \mu\text{A}$ ) Low ( $I_{OL} = 4.0\text{ mA}$ )	$V_{OHR}$ $V_{OLR}$	2.4 —	— —	— 0.4	Vdc
Output Short Circuit Current		$I_{OSR}$	—	45	85	mA
Output Leakage Current When in Three-State Mode		$I_{OLKR}$	—	—	20	$\mu\text{A}$

**NOTE:** 1. Input switched from low to high.


# MC34058 MC34059

## ELECTRICAL CHARACTERISTICS (continued) ( $T_A = 25^\circ\text{C}$ , $V_{CC} = 5.0\text{ V} \pm 10\%$ )

Characteristic	Symbol	Min	Typ	Max	Unit
<b>MISCELLANEOUS</b>					
Enable Inputs					Vdc
Low Level Voltage	$V_{ILE}$	0	–	0.8	
High Level Voltage	$V_{IHE}$	2.0	–	$V_{CC}$	
Clamp Voltage ( $I_{IH} = -18\text{ mA}$ )	$V_{IKE}$	-1.5	–	–	
Power Supply Current (Total Package, All Outputs Open, Enabled or Disabled)	$I_{CC}$	–	18	28	mA
Thermal Shutdown Output Voltage					Vdc
High	$V_{OHT}$	2.4	–	–	
Low	$V_{OLT}$	0	–	0.8	
<b>TIMING CHARACTERISTICS – DRIVER</b>					
Propagation Delay – Input to Single Ended Output					ns
Input to Output – Low-to-High	$t_{PLH}$	–	10	20	
Input to Output – High-to-Low	$t_{PHD}$	–	11	20	
Propagation Delay – Input to Differential Output					ns
Input Low-to-High	$t_{PLHD}$	–	15	23	
Input High-to-Low	$t_{PHLD}$	–	15	23	
Differential Output Transition Time	$t_{DR}, t_{DF}$	–	9.0	10.7	ns
Skew Timing					ns
MC34058					
$ t_{PLHD} - t_{PHLD} $ for Each Driver	$t_{SK1}$	0	0.1	–	
Maximum – Minimum $t_{PLHD}$ Within a Package	$t_{SK2}$	0	–	8.0	
Maximum – Minimum $t_{PHLD}$ Within a Package	$t_{SK3}$	0	–	6.0	
Skew Timing					ns
MC34059					
$ t_{PLHD} - t_{PHLD} $ for Each Driver	$t_{SK7}$	0	0.1	–	
Propagation Delay Difference Between Any Two Drivers (Same Package or Different Packages at Same $V_{CC}$ and $T_A$ )	$t_{SK8}$	–	<4.0	–	
Enable Timing					ns
Single Ended Outputs					
Enable to Active High Output	$t_{PZH}$	–	15	40	
Enable to Active Low Output	$t_{PZL}$	–	25	40	
Active High to Disable	$t_{PHZ}$	–	12	25	
Active Low to Disable	$t_{PLZ}$	–	10	25	
Differential Outputs					
Enable to Active Output	$t_{PZD}$	–	–	40	
Enable to Three-State Output	$t_{PDZ}$	–	–	25	
<b>TIMING CHARACTERISTICS – RECEIVER</b>					
Propagation Delay					ns
Input to Output – Low-to-High	$t_{PLHR}$	–	16	23	
Input to Output – High-to-Low	$t_{PHLR}$	–	16	23	
Skew Timing					ns
$ t_{PLHR} - t_{PHLR} $ for Each Receiver	$t_{SK4}$	0	1.0	–	
Maximum – Minimum $t_{PLHR}$ Within a Package	$t_{SK5}$	0	–	3.0	
Maximum – Minimum $t_{PHLR}$ Within a Package	$t_{SK6}$	0	–	3.0	
Skew Timing					ns
Propagation Delay Difference Between Any Two Receivers in Different Packages at Same $V_{CC}$ and $T_A$ (MC34059 Only)	$t_{SK9}$	–	<5.0	–	
Enable Timing					ns
Single Ended Outputs					
Enable to Active High Output	$t_{PZHR}$	–	15	22	
Enable to Active Low Output	$t_{PZLR}$	–	25	30	
Active High to Disable	$t_{PHZR}$	–	12	25	
Active Low to Disable	$t_{PLZR}$	–	10	25	

# MC34058 MC34059

## Block Diagram and Pinout



### PINOUT SUMMARY

OA	NonInverting Output/Input	DE	Driver Enable, Active High (TTL)
OB	Inverting Output/Input	RE	Receiver Enable, Active Low (TTL)
DR	Driver Input/Receiver Output (TTL)	TSD	Thermal Shutdown Indicator
DI6	#6 Driver Input (TTL)	VCC	Connect 4 Pins to 5.0 V, $\pm 10\%$
RO6	#6 Receiver Output (TTL)	Gnd	Connect 12 Pins to Circuit Ground

Figure 1.  $V_{OD}$  and  $V_{OS}$  Test Circuit




Figure 2.  $V_{OD}$  and  $V_{CM}$  Test Circuit




Figure 3.  $V_{OD}$  AC Test Conditions




Figure 4.  $V_{OH}$  and  $V_{OL}$  AC Test Conditions








Figure 5.  $V_{OH}$  versus  $I_{OH}$ Figure 6.  $V_{OL}$  versus  $I_{OL}$ Figure 7.  $V_{OD}$  versus  $I_{OL}$ 

Figure 8. Input Characteristics of OAX and OAB



### Description

The MC34058/9 is a differential line driver designed to comply with EIA-485 Standard for use in balanced digital multipoint systems containing multiple drivers. The drivers also comply with EIA-422-A and CCITT Recommendations V.11 and X.27. Positive and negative current limiting of the drivers meet the EIA-485 requirement for protection from damage in the event that two or more drivers try to transmit simultaneously on the same cable. Data rates in excess of 10 MBPS are possible, depending on the cable length and cable characteristics. Only a single power supply, 5.0 V  $\pm 10\%$  is required.

### Driver Inputs

The driver inputs and enable logic determine the state of the outputs in accordance with Table 1. The driver inputs have

a nominal threshold of 1.2 V, and the voltage must be kept within the range of 0 V to  $V_{CC}$  for proper operation. If the voltage is taken more than 0.5 V below ground or above  $V_{CC}$ , excessive currents will flow and proper operation of the drivers will be affected. An open Pin is equivalent to a logic high, but good design practices dictate that inputs should never be left open. The inputs are TTL type and their characteristics are unchanged by the state of the enable pins.

### Driver Outputs

Each output (when active) will be a low or a high voltage, depending on the input state and the load current (see Tables 1, 2 and Figures 2 and 3). The graphs apply to each driver, regardless of how many other drivers within the package are supplying load current.

Table 1. Driver Truth Table

Driver Data Inputs	Enables		Outputs	
	DEX	REX	OAX	OBX
H	H	H	H	L
L	H	H	L	H
X	L	H	Z	Z
X	H	L	Not Defined	Not Defined

The outputs will be in a high impedance state when:

- The Enable inputs are set according to Table 1;
- The junction temperature exceeds the trip point of the thermal shutdown circuit. When in this condition, the output's source and sink capability are shut off, and a leakage current of less than 20  $\mu\text{A}$  will flow. Disabled outputs may be taken to any voltage between  $-7.0\text{ V}$  and  $12\text{ V}$  without damage to internal circuitry.

The drivers are protected from short circuits by two methods:

- Current limiting is provided at each output, in both the source and sink direction, for shorts to any voltage within the  $12\text{ V}$  to  $-7.0\text{ V}$  range, with respect to circuit ground. The short circuit current will flow until the fault is removed, or until the thermal shutdown activates. The current limiting circuit has a negative temperature coefficient and requires no resetting upon removal of the fault condition.
- A thermal shutdown circuit disables the outputs when the junction temperature reaches  $+150^\circ\text{C}$ ,  $\pm 20^\circ\text{C}$ . The thermal shutdown circuit has a hysteresis of  $\sim 12^\circ\text{C}$  to prevent oscillations. When this circuit activates, the output stage of each driver is put into the high impedance mode, thereby shutting off the output currents. However, the remainder of the internal circuitry remains biased and the outputs will become active once again as the IC cools down.

### Receiver Inputs

The receiver inputs and enable logic determine the state of the receiver outputs in accordance with Table 2. Each receiver input pair has a nominal differential threshold of at most 200 mV (Pin OAX with respect to OBX) and a common mode voltage range of  $-7.0\text{ V}$  and  $12\text{ V}$  must be maintained for proper operation. A nominal hysteresis of 100 mV is typical. The receiver input characteristics are shown in Figure 8. When the inputs are in the high impedance state, they remain capable of the common mode voltage range of  $-7.0\text{ V}$  to  $12\text{ V}$ .

### Receiver Outputs

The receiver outputs are TTL type outputs and act in accordance with Table 2.

### Enable Logic

Each driver output is active when the Driver Enable input is true according to Table 1. Each receiver output is active when the Receiver Enable input is true according to Table 2.

The Enable inputs have a nominal threshold of 1.2 V and their voltage must be kept within the range of 0 V and  $V_{CC}$  for proper operation. If the voltage is taken more than 0.5 V below ground or above  $V_{CC}$ , excessive currents will flow and proper operation of the drivers will be affected. An open pin is equivalent to a logic high, but good design practices dictate that inputs should never be left open. The enable inputs are TTL compatible. Since the same pins are used for driver input and receiver output, care must be taken to make sure that DEX and REX are not both enabled. This may result in corruption of both the transmitted and received data.

Table 2. Receiver Truth Table

Receiver Data Inputs	Enables		Outputs
OAX–OBX	DEX	REX	DRX
$\geq +200\text{ mV}$	L	L	H
$\leq -200\text{ mV}$	L	L	L
X	L	H	Z
X	H	L	Not Defined

## APPLICATIONS

The MC34058/9 was designed to meet EIA/TIA-422 and EIA/TIA-485 standards. EIA/TIA-422 specifies balanced point-to-point transmission with the provision for multiple receivers on the line. EIA/TIA-485 specifies balanced

point-to-point transmission and allows for multiple drivers and receivers on the line. Refer to EIA/TIA documents for more details. Figure 9 shows a typical EIA/TIA-422 example. Figure 10 shows a typical EIA/TIA-485 example.

Figure 9. Typical EIA/TIA-422 Application






Figure 10. Typical EIA/TIA-485 Application



EIA/TIA-422 specifications require the ability to drive at least 10 receivers of input impedance of greater than or equal to 4.0 KΩ plus the 100 Ω termination resistor. This protocol was intended for unidirectional transmission. EIA/TIA-485 is capable of bidirectional transmission by allowing multiple drivers and receivers on the same twisted pair segment. The loading of the twisted pair segment can be up to 32 Unit Loads (U.L.) plus the two 120 Ω terminating resistors. The U.L. definition is shown in Figure 11.

Figure 11. TIA/EIA-485 Unit Load Definition



#### Calculating Power Dissipation for the MC34058/9 Hex-Transceiver.

The operational temperature range is listed as 0°C to 70°C to satisfy both EIA/TIA-485 and EIA/TIA-422 specifications. However, a lower ambient temperature may be required depending on the specific board layout and/or application.

Using a first order approximation for heat transfer, the maximum power which may be dissipated by the package is determined by (see Appendix A for more details);

$$P_{Dmax} = \frac{T_{Jmax} - T_A}{\theta_{ja}} \quad [1]$$

where:

$\theta_{ja}$  = package thermal resistance (see Appendix A)

$T_{Jmax}$  = Maximum Junction Temperature. Since the thermal shutdown feature has a trip point of  $150^\circ\text{C} \pm 20^\circ$ ,  $T_{Jmax}$  is selected to be  $+130^\circ\text{C}$ .

$T_A$  = Ambient Operating Temperature.

The power generated within the package is then;

$$PD = \left\{ \left[ (V_{CC} - V_{OH_1}) \cdot I_{OH_1} \right] + V_{OL_1} \cdot I_{OL_1} \right\} + \dots$$

$$(\text{each\_driver}).. + \left\{ \left[ (V_{CC} - V_{OH_6}) \cdot I_{OH_6} \right] + \right.$$

$$\left. V_{OL_6} \cdot I_{OL_6} \right\} + V_{CC} \cdot I_{CCQ} \quad [2]$$

As indicated in the equation, the part of Equation 2 consisting of  $I_{OH}$ ,  $V_{OH}$ ,  $I_{OL}$  and  $V_{OL}$  must be calculated for each of the drivers and summed for the total power dissipation estimate. The last term can be considered the quiescent power required to keep the IC operational and is measured with the drivers idle and unloaded. The  $V_{OH}$  and  $V_{OL}$  terms can be determined from the output current versus output voltage curves which provide driver output characteristics.

Example 1 estimates thermal performance based on current requirements.



## Example 1. Balanced and Unbalanced Operation

$I_{OL} = 50 \text{ mA}$  and  $I_{OH} = \pm 50 \text{ mA}$  for each driver.  $V_{CC} = 5.0 \text{ V}$ .

How many drivers can be used? (Typical power supply current  $I_{CCQ} = 18 \text{ mA}$ .)

Solution:

$$I_{CCQ} = 0.018 \text{ A}$$

The quiescent power is given by:  $P_Q = I_{CCQ} \cdot V_{CC}$ , and is equal to  $P_Q = 0.09 \text{ W}$ .

**Balanced Operation:**

To determine the amount of power dissipated by each output stage we need to know the differential output voltage for the output current required. Figure 7 shows that for  $I_{OH}$  and  $I_{OL}$  differential of  $50 \text{ mA}$ ,  $V_{ODH}$  and  $V_{ODL}$  are:

$$V_{OD} = |3.0|, \text{ and } I_{OL} = |I_{OH}| = I_{Out} = 0.050 \text{ A.}$$

And the power dissipated by each driver is given by;

$$P_{DrvB} = I_{Out} \cdot (V_{CC} - V_{OD}) \text{ and equal to}$$

$$P_{DrvB} = 0.10 \text{ W.}$$

**Unbalanced Operation:**

To determine the amount of power dissipated by each output stage we need to know the single-ended output voltage for the output current required. Figures 5 and 6 shows that for an  $I_{OH}$  and  $I_{OL}$  of  $\pm 50 \text{ mA}$ ,

$$V_{OH} = 3.9 \text{ V} \quad V_{OL} = 0.895 \text{ V}$$

And the power dissipated by each driver is calculated by;

$$P_{DrvU} = (V_{CC} - V_{OH}) \cdot |I_{OH}| + V_{OL} \cdot I_{OL}$$

and equal to

$$P_{DrvU} = 0.10 \text{ W.}$$

(For this example, balanced operation is assumed.)

Summing the quiescent and driver power for 6 transceivers operating in a package produces;

$$P_{DTotal} = P_Q + 6 \cdot P_{DrvB}, \text{ and equal to } P_{DTotal} = 0.69 \text{ W.}$$

For the MC34058/9, the thermal resistance is capable of a wide range. The ability of the package to dissipate power depends on board type and temperature, layout and ambient temperature (see Appendix A). For the purposes of this example the thermal resistance can range from  $40^\circ\text{C/W}$  to  $100^\circ\text{C/W}$ ;


$$\theta_{ja} = j, j = 40, 60, \dots 100^\circ\text{C/W.}$$

Varying the ambient operating temperature  $T_A = 25, 30, \dots 85^\circ\text{C}$ ; specifying a maximum junction temperature to avoid thermal shutdown  $T_{Jmax} = 130^\circ\text{C}$ ; and using the first order approximation for maximum power dissipation;

$$P_{Dmax}(\theta_{ja}), T_A = \frac{T_{Jmax} - T_A}{\theta_{ja}}$$

produces a set curves that can be used to determine a Safe Operating Area for the specific application.  $P_{DTotal}$  is graphed with  $P_{Dmax}$  to provide a reference.

**Graph of Maximum Power Dissipation Possible for a Particular  $\theta_{ja}$  and Ambient Temperature**




\* Safe Operating Area (SOA), is an operating power,  $P_{DTotal}$ , less than  $P_{Dmax}$ .

So all the drivers in the package can be used if the thermal resistance and/or the ambient temperature is low enough.

## Appendix A. Optimizing the Thermal Performance of the MC34058/9

Figure 12. Electrical Model of Package Heat Transfer



An equivalent electrical circuit for the thermal model for the MC34058/9 package is shown in Figure 12. It is a simplified model that shows the dominant means of heat transfer from the thermally enhanced 48-ld package used for the MC34058/9. The model is a first order approximation and is intended to emphasize the need to consider thermal issues when designing the IC into any system. It is however customary to use similar models and Equation 1 to estimate device junction temperatures.

Equation 1 is the common means of using the thermal resistance of a package to estimate junction temperature in a particular system.

$$T_J = (P_D \cdot \theta_{jx}) + T_A \quad [1]$$

The term  $\theta_{jx}$  in Equation 1 is usually quoted as a  $\theta_{ja}$  value in  $^{\circ}\text{C}/\text{Watt}$ . However, since the 48-ld package for the MC34058/9 has been thermally enhanced to take advantage of other heat sinking potentials, it must be modified.  $\theta_{jx}$  must actually be considered a composite of all the heat transfer paths from the chip. That is, the three dominant and parallel paths shown in Figure 12. Of those three paths, potentially the most effective is the corner package leads. This is because these corner leads have been attached to the flag on which the silicon die is situated. These pins can be connected to circuit board ground to provide a more efficient

conduction path for internal package heat. This path is modeled as the  $R_{jI}$  (junction-to-leads) and  $R_{lB}$  (leads-to-board) combination in Figure 12. This path provides the most effective way of removing heat from the device provided that there is a viable temperature potential (i.e. heat sinking source) to conduct towards. However, if it is not properly considered in the system design, the other paths,  $(R_{jcd} + R_{cdb})$  and  $(R_{jcu} + R_{ca})$  attain greater importance and must be more carefully considered.

So Equation 1, modified to reflect a more complete heat transfer model becomes;

$$T_J = T_A \cdot \frac{\left[ \frac{1}{\frac{1}{R_{jcd}} + \frac{1}{R_{jlb}}} \right]}{\left[ \frac{1}{\frac{1}{R_{jcd}} + \frac{1}{R_{jlb}}} \right] + R_{jca}} + \dots \quad [2]$$

$$\dots T_B \cdot \frac{R_{jca}}{\left[ \frac{1}{\frac{1}{R_{jcd}} + \frac{1}{R_{jlb}}} \right] + R_{jca}} + P_{DISS} \cdot \theta_{ja}$$

where;

$T_J$  = Junction Temperature

$T_A$  = Ambient Temperature

$T_B$  = Board Temperature


$P_{DISS}$  = Device Power

and  $\theta_{ja}$  = Total Thermal Resistance and is composed the parallel combination of all the heat transfer paths from the package.

While Equation 2 is still only a first order approximation of the heat transfer paths of the MC34058/9, at least now it includes consideration for the most effective heat transfer path for the MC34058/9; the board to which the device is soldered. The modified equation also better serves to explain how external variables, namely the board and ambient temperatures, affect the thermal performance of the MC34058/9.


Methods of removing heat via the flag connected pins can be classified into two means; conduction and convection. Radiation is omitted as the contribution is small compared to the other means. Conduction is by far the best method to draw heat away from the MC34058/9 package. This is best accomplished by using a multilayer board with generous ground plane. In this case, the flag connected pins can be connected directly to the ground plane to maximize the heat transfer from the package. Figure 13 shows the results of thermal measurements of a board with an external ground plane (the actual ground area was approximately  $6 \frac{1}{4} \text{ in}^2$ ). The thermal leads are connected to the board ground plane per the recommended strategy.

**Figure 13. Thermal Resistance ( $\theta_{ja}$ ) for Board with Large External Ground Plane**




$\theta_{jc}$  for the package on this board is  $25 \pm 20\%$  depending on the location of the package on the board.

**Figure 14A. Thermal Resistance ( $\theta_{ja}$ ) for Board Without Ground Plane**



\* Masked radiators were covered by a solder mask. Exposed radiators were bare copper.

**Figure 14B. Layout Used for Thermal Resistance Measurements in Figure 14A**



**Figure 15. Placement of Thermal Vias to Enhance Heat Transfer to Ground Plane**





Figure 14A on the other hand shows the result of a single layer board without an internal ground plane. The graphs show that even though there are radiators of substantial area surrounding the package, substantial degradation of thermal performance is evident (Figure 14B shows the layout used for the measurements in Figure 14A). Comparing Figures 13 and 14A shows almost a 2:1 improvement for the strategy involving the external ground plane.

It is clear from Figures 13, 14A and Example 1, that if an application is to use all the device drivers, preparations to assure adequate thermal performance of the system must be taken.

If an extensive external ground plane is unavailable, and only an internal ground plane is available, the thermal performance of the device can still be improved by providing thermal vias to connect the radiators to the internal ground plane. Figure 15 shows a proposed scheme for thermal vias (contact board manufacturers for specifics about the thermal performance of their products and possible enhancements).

The thermal resistance for this structure on 1.0 oz. Copper connecting each of the four radiators to an internal ground plane and provide an estimated thermal resistance of approximately  $5.0^{\circ}\text{C/W}$ . The vias used in the estimate had 80 mil diameters, on 100 mil centers and a 1.0 mil copper thickness.

## OUTLINE DIMENSIONS



Motorola reserves the right to make changes without further notice to any products herein. Motorola makes no warranty, representation or guarantee regarding the suitability of its products for any particular purpose, nor does Motorola assume any liability arising out of the application or use of any product or circuit, and specifically disclaims any and all liability, including without limitation consequential or incidental damages. "Typical" parameters can and do vary in different applications. All operating parameters, including "Typicals" must be validated for each customer application by customer's technical experts. Motorola does not convey any license under its patent rights nor the rights of others. Motorola products are not designed, intended, or authorized for use as components in systems intended for surgical implant into the body, or other applications intended to support or sustain life, or for any other application in which the failure of the Motorola product could create a situation where personal injury or death may occur. Should Buyer purchase or use Motorola products for any such unintended or unauthorized application, Buyer shall indemnify and hold Motorola and its officers, employees, subsidiaries, affiliates, and distributors harmless against all claims, costs, damages, and expenses, and reasonable attorney fees arising out of, directly or indirectly, any claim of personal injury or death associated with such unintended or unauthorized use, even if such claim alleges that Motorola was negligent regarding the design or manufacture of the part. Motorola and are registered trademarks of Motorola, Inc. Motorola, Inc. is an Equal Opportunity/Affirmative Action Employer.

**How to reach us:**

**USA/EUROPE:** Motorola Literature Distribution;  
P.O. Box 20912; Phoenix, Arizona 85036. 1-800-441-2447

**MFAX:** RMFAX0@email.sps.mot.com - TOUCHTONE (602) 244-6609  
**INTERNET:** http://Design-NET.com

**JAPAN:** Nippon Motorola Ltd.; Tatsumi-SPD-JLDC, Toshikatsu Otsuki,  
6F Seibu-Butsuryu-Center, 3-14-2 Tatsumi Koto-Ku, Tokyo 135, Japan. 03-3521-8315

**HONG KONG:** Motorola Semiconductors H.K. Ltd.; 8B Tai Ping Industrial Park,  
51 Ting Kok Road, Tai Po, N.T., Hong Kong. 852-26629298