MC34023



Advance Information High Speed Single-Ended PWM Controller

The MC34023 series are high speed, fixed frequency, single–ended pulse width modulator controllers optimized for high frequency operation. They are specifically designed for Off–Line and DC–to–DC converter applications offering the designer a cost–effective solution with minimal external components. These integrated circuits feature an oscillator, a temperature compensated reference, a wide bandwidth error amplifier, a high speed current sensing comparator, and a high current totem pole output ideally suited for driving a power MOSFET.

Also included are protective features consisting of input and reference undervoltage lockouts each with hysteresis, cycle–by–cycle current limiting, and a latch for single pulse metering.

The flexibility of this series allows it to be easily configured for either current mode or voltage mode control.

- 50 ns Propagation Delay to Output
- High Current Totem Pole Output
- Wide Bandwidth Error Amplifier
- Fully–Latched Logic with Double Pulse Suppression
- Latching PWM for Cycle–By–Cycle Current Limiting
- Soft-Start Control with Latched Overcurrent Reset
- Input Undervoltage Lockout with Hysteresis
- Low Start–Up Current (500 μA Typ)
- Internally Trimmed Reference with Undervoltage Lockout
- 90% Maximum Duty Cycle (Externally Adjustable)
- Precision Trimmed Oscillator
- Voltage or Current Mode Operation to 1.0 MHz
- Functionally Similar to the UC3823



This document contains information on a new product. Specifications and information herein are subject to change without notice.



ORDERING INFORMATION

Device	Tested Operating Temperature Range	Package
MC33023DW		SO-16L
MC33023FN	$T_A = -40^\circ$ to +105°C	PLCC
MC33023P		Plastic DIP
MC34023DW		SO-16L
MC34023FN	$T_A = 0^\circ$ to +70°C	PLCC
MC34023P		Plastic DIP

© Motorola, Inc. 1994

MAXIMUM RATINGS

Rating	Symbol	Value	Unit
Power Supply Voltage	VCC	30	V
Output Driver Supply Voltage	VC	20	V
Output Current, Source or Sink (Note 1) DC Pulsed (0.5 μs)	lO	0.5 2.0	A
Current Sense, Soft-Start, Ramp, and Error Amp Inputs	V _{in}	-0.3 to +7.0	V
Error Amp Output and Soft-Start Sink Current	IO	10	mA
Clock and R _T Output Current	ICO	5.0	mA
Power Dissipation and Thermal Characteristics SO–16L Package (Case 751G) Maximum Power Dissipation @ $T_A = +25^{\circ}C$ Thermal Resistance, Junction–to–Air DIP Package (Case 648) Maximum Power Dissipation @ $T_A = +25^{\circ}C$ Thermal Resistance, Junction–to–Air PLCC Package (Case 775) Maximum Power Dissipation @ $T_A = +25^{\circ}C$ Thermal Resistance, Junction–to–Air	P _D R _{θJA} P _D R _{θJA} P _D R _{θJA}	862 145 1.25 100 1.73 72	mW °C/W °C/W °C/W °C/W
Operating Junction Temperature	Тj	+150	°C
Operating Ambient Temperature (Note 2) MC34023 MC33023	Т _А	0 to +70 -40 to +105	°C
Storage Temperature Range	T _{stg}	-55 to +150	°C

ELECTRICAL CHARACTERISTICS (V_{CC} = 15 V, R_T = 3.65 k Ω , C_T = 1.0 nF, for typical values T_A = +25°C, for min/max values T_A is the operating ambient temperature range that applies [Note 2], unless otherwise noted.)

Characteristic	Symbol	Min Typ		Max	Unit
REFERENCE SECTION					
Reference Output Voltage ($I_O = 1.0 \text{ mA}, T_J = +25^{\circ}C$)	V _{ref}	5.05	5.1	5.15	V
Line Regulation ($V_{CC} = 10 \text{ V to } 30 \text{ V}$)	Reg _{line}	-	2.0	15	mV
Load Regulation (I _O = 1.0 mA to 10 mA)	Regload	-	2.0	15	mV
Temperature Stability	Τ _S	-	0.2	-	mV/°C
Total Output Variation over Line, Load, and Temperature	V _{ref}	4.95	-	5.25	V
Output Noise Voltage (f = 10 Hz to 10 kHz, TJ = +25°C)	Vn	_	50	_	μV
Long Term Stability (T _A = +125°C for 1000 Hours)	S	-	5.0	_	mV
Output Short Circuit Current	ISC	- 30	- 65	-100	mA
OSCILLATOR SECTION					
Frequency $T_J = +25^{\circ}C$ Line (V _{CC} = 10 V to 30 V) and Temperature (T _A = T _{Iow} to T _{high})	fosc	380 370	400 400	420 430	kHz
Frequency Change with Voltage (V _{CC} = 10 V to 30 V)	$\Delta f_{OSC} / \Delta V$	-	0.2	1.0	%
Frequency Change with Temperature ($T_A = T_{low}$ to T_{high})	$\Delta f_{OSC} / \Delta T$	-	2.0	-	%
Sawtooth Peak Voltage	VOSC(P)	2.6	2.8	3.0	V
Sawtooth Valley Voltage	VOSC(V)	0.7	1.0	1.25	V
Clock Output Voltage High State Low State	Voh Vol	3.9 -	4.5 2.3	_ 2.9	V

 NOTES: 1. Maximum package power dissipation limits must be observed.

 2. Low duty cycle pulse techniques are used during test to maintain junction temperature as close to ambient as possible.

 Tlow = 0°C for MC34023
 Thigh = +70°C for MC34023

 = -40°C for MC33023
 Thigh = +70°C for MC33023

ELECTRICAL CHARACTERISTICS (V _{CC} = 15 V, R _T = 3.65 k Ω , C _T = 1.0 nF, for typical values T _A = +25°C, for min/max values T _A is
the operating ambient temperature range that applies [Note 2], unless otherwise noted.)

Characteristic	Symbol	Min	Тур	Max	Unit
ERROR AMPLIFIER SECTION					
Input Offset Voltage	VIO	-	-	15	mV
Input Bias Current	IIB	-	0.6	3.0	μΑ
Input Offset Current	lio	-	0.1	1.0	μΑ
Open–Loop Voltage Gain ($V_O = 1.0 \text{ V}$ to 4.0 V)	Avol	60	95	-	dB
Gain Bandwidth Product ($T_J = +25^{\circ}C$)	GBW	4.0	8.3	_	MHz
Common Mode Rejection Ratio (V_{CM} = 1.5 V to 5.5 V)	CMRR	75	95	_	dB
Power Supply Rejection Ratio (V_{CC} = 10 V to 30 V)	PSRR	85	110	_	dB
Output Current, Source ($V_O = 4.0 V$) Sink ($V_O = 1.0 V$)	I _{Source} I _{Sink}	0.5 1.0	3.0 3.6		mA
Output Voltage Swing, High State ($I_{O} = -0.5 \text{ mA}$) Low State ($I_{O} = 1 \text{ mA}$)	V _{OH} V _{OL}	4.5 0	4.75 0.4	5.0 1.0	V
Slew Rate	SR	6.0	12	_	V/µs
PWM COMPARATOR SECTION			•		
Ramp Input Bias Current	IIB	-	-0.5	-5.0	μΑ
Duty Cycle, Maximum Minimum	DC _(max) DC _(min)	80 -	90 -	0	%
Zero Duty Cycle Threshold Voltage Pin 3(4) (Pin 7(9) = 0 V)	V _{th}	1.1	1.25	1.4	V
Propagation Delay (Ramp Input to Output, $T_J = +25^{\circ}C$)	^t PLH(in/out)	-	60	100	ns
SOFT-START SECTION	·				
Charge Current (V _{Soft-Start} = 0.5 V)	I _{chg}	3.0	9.0	20	μΑ
Discharge Current (V _{Soft-Start} = 1.5 V)	Idischg	1.0	4.0	-	mA
CURRENT SENSE SECTION					
Input Bias Current (Pin 9(12) = 0 V to 4.0 V)	I _{IB}	_	-	15	μΑ
Current Limit Comparator Input Offset Voltage (Pin 11(14) = 1.1 V)	VIO	_	-	45	mV
Current Limit Reference Input Common Mode Range (Pin 11(14))	VCMR	1.0	-	1.25	V
Shutdown Comparator Threshold	V _{th}	1.25	1.40	1.55	V
Propagation Delay (Current Limit/Shutdown to Output, $T_J = +25^{\circ}C$)	^t PLH(in/out)	-	50	80	ns
OUTPUT SECTION					
Output Voltage Low State (I _{Sink} = 20 mA) (I _{Sink} = 200 mA) High State (I _{Source} = 20 mA) (I _{Source} = 200 mA)	Vol Voh	- - 13 12	0.25 1.2 13.5 13	0.4 2.2 - -	V
Output Voltage with UVLO Activated (V_{CC} = 6.0 V, I_{Sink} = 0.5 mA)	VOL(UVLO)	-	0.25	1.0	V
Output Leakage Current ($V_C = 20 V$)	IL Í	-	100	500	μΑ
Output Voltage Rise Time ($C_L = 1.0 \text{ nF}, T_J = +25^{\circ}C$)	tr	-	30	60	ns
Output Voltage Fall Time (C _L = 1.0 nF, T_J = +25°C)	t _f	-	30	60	ns
UNDERVOLTAGE LOCKOUT SECTION			1		
Start–Up Threshold (V _{CC} Increasing)	V _{th} (on)	8.8	9.2	9.6	V
UVLO Hysteresis Voltage (V _{CC} Decreasing After Turn–On)	VH	0.4	0.8	1.2	V
TOTAL DEVICE	1			•	
Power Supply Current Start–Up (VCC = 8.0 V) Operating	ICC		0.5 20	1.2 30	mA

 NOTES: 1. Maximum package power dissipation limits must be observed.

 2. Low duty cycle pulse techniques are used during test to maintain junction temperature as close to ambient as possible.

 Tlow = 0°C for MC34023
 Thigh = +70°C for MC34023

 = -40°C for MC33023
 Thigh = +70°C for MC33023







Figure 4. PWM Comparator Zero Duty Cycle Threshold Voltage versus Temperature



Figure 5. Error Amp Small Signal Transient Response



Figure 6. Error Amp Large Signal Transient Response







Figure 9. Reference Line Regulation



Vref LINE REGULATION 10 V to 24 V (2.0 ms/DIV)

Figure 10. Reference Load Regulation



Vref LOAD REGULATION 1.0 mA to 10 mA (2.0 ms/DIV)



Figure 12. Shutdown Comparator Threshold

125



Figure 15. Drive Output Rise and Fall Time



OUTPUT RISE & FALL TIME 1.0 nF LOAD 50 ns/DIV

Figure 16. Drive Output Rise and Fall Time



OUTPUT RISE & FALL TIME 10 nF LOAD 50 ns/DIV



Figure 17. Supply Voltage versus Supply Current

Figure 18. Representative Block Diagram









OPERATING DESCRIPTION

The MC33023 and MC34023 series are high speed, fixed frequency, single–ended pulse width modulator controllers optimized for high frequency operation. They are specifically designed for Off–Line and DC–to–DC converter applications offering the designer a cost effective solution with minimal external components. A representative block diagram is shown in Figure 18.

Oscillator

The oscillator frequency is programmed by the values selected for the timing components R_T and C_T . The R_T pin is set to a temperature compensated 3.0 V. By selecting the value of R_T , the charge current is set through a current mirror for the timing capacitor C_T . This charge current runs continuously through C_T . The discharge current is ratioed to be 10 times the charge current, which yields the maximum duty cycle of 90%. C_T is charged to 2.8 V and discharged to 1.0 V. During the discharge of C_T , the oscillator generates an internal blanking pulse that resets the PWM Latch and, inhibits the outputs. The threshold voltage on the oscillator comparator is trimmed to guarantee an oscillator accuracy of 5.0% at 25°C.

Additional dead time can be added by externally increasing the charge current to C_T as shown in Figure 23. This changes the charge to discharge ratio of C_T which is set internally to $I_{charge}/10 I_{charge}$. The new charge to discharge ratio will be:

% Deadtime =
$$\frac{I_{additional} + I_{charge}}{10 (I_{charge})}$$

A bidirectional clock pin is provided for synchronization or for master/slave operation. As a master, the clock pin provides a positive output pulse during the discharge of C_T. As a slave, the clock pin is an input that resets the PWM latch and blanks the drive output, but does not discharge C_T. Therefore, the oscillator is not synchronized by driving the clock pin alone. Figures 27, 28 and 29 provide suggested synchronization.

Error Amplifier

A fully compensated Error Amplifier is provided. It features a typical DC voltage gain of 95 dB and a gain bandwidth product of 8.3 MHz with 75 degrees of phase margin (Figure 3). Typical application circuits will have the noninverting input tied to the reference. The inverting input will typically be connected to a feedback voltage generated from the output of the switching power supply. Both inputs have a common mode voltage (V_{CM}) input range of 1.5 V to 5.5 V. The Error Amplifier Output is provided for external loop compensation.

Soft-Start Latch

Soft–Start is accomplished in conjunction with an external capacitor. The Soft–Start capacitor is charged by an internal 9.0 μ A current source. This capacitor clamps the output of the error amplifier to less than its normal output voltage, thus limiting the duty cycle. The time it takes for a capacitor to reach full charge is given by:

$$t \approx (4.5 \bullet 10^5) C_{Soft-Start}$$

A Soft–Start latch is incorporated to prevent erratic operation of this circuitry. Two conditions can cause the Soft–Start circuit to latch so that the Soft–Start capacitor stays discharged. The first condition is activation of an undervoltage lockout of either V_{CC} or V_{ref}. The second condition is when current sense input exceeds 1.4 V. Since this latch is "set dominant", it cannot be reset until either of these signals is removed and, the voltage at C_{Soft–Start} is less than 0.5 V.

PWM Comparator and Latch

A PWM circuit typically compares an error voltage with a ramp signal. The outcome of this comparison determines the state of the output. In voltage mode operation the ramp signal is the voltage ramp of the timing capacitor. In current mode operation the ramp signal is the voltage ramp induced in a current sensing element. The ramp input of the PWM comparator is pinned out so that the user can decide which mode of operation best suits the application requirements. The ramp input has a 1.25 V offset such that whenever the voltage at this pin exceeds the error amplifier output voltage minus 1.25 V, the PWM comparator will cause the PWM latch to set, disabling the outputs. Once the PWM latch is set, only a blanking pulse by the oscillator can reset it, thus initiating the next cycle.

Current Limiting and Shutdown

A pin is provided to perform current limiting and shutdown operations. Two comparators are connected to the input of this pin. The reference voltage for the current limit comparator is not set internally. A pin is provided so the user can set the voltage. When the voltage at the current limit input pin exceeds the externally set voltage, the PWM latch is set, disabling the output. In this way cycle–by–cycle current limiting is accomplished. If a current limit resistor is used in series with the power devices, the value of the resistor is found by:

$$R_{\text{Sense}} = \frac{I_{\text{Limit Reference Voltage}}}{I_{\text{pk (switch)}}}$$

If the voltage at this pin exceeds 1.4 V, the second comparator is activated. This comparator sets a latch which, in turn, causes the soft start capacitor to be discharged. In this way a "hiccup" mode of recovery is possible in the case of output short circuits. If a current limit resistor is used in series with the output devices, the peak current at which the controller will enter a "hiccup" mode is given by:

$$I_{\text{shutdown}} = \frac{1.4 \text{ V}}{R_{\text{Sense}}}$$

Undervoltage Lockout

There are two undervoltage lockout circuits within the IC. The first senses V_{CC} and the second V_{ref}. During power–up, V_{CC} must exceed 9.2 V and V_{ref} must exceed 4.2 V before the outputs can be enabled and the Soft–Start latch released. If V_{CC} falls below 8.4 V or V_{ref} falls below 3.6 V, the outputs are disabled and the Soft–Start latch is activated. When the UVLO is active, the part is in a low current standby mode allowing the IC to have an off–line bootstrap start–up circuit. Typical start–up current is 500 μ A.

Output

The MC34023 has a high current totem pole output specifically designed for direct drive of power MOSFETs. It is capable of up to \pm 2.0 A peak drive current with a typical rise and fall time of 30 ns driving a 1.0 nF load.

Separate pins for V_C and Power Ground are provided. With proper implementation, a significant reduction of switching transient noise imposed on the control circuitry is possible. The separate V_C supply input also allows the designer added flexibility in tailoring the drive voltage independent of V_{CC}.

Reference

A 5.1 V bandgap reference is pinned out and is trimmed to an initial accuracy of $\pm 1.0\%$ at 25°C. This reference has short circuit protection and can source in excess of 10 mA for powering additional control system circuitry.

Design Considerations

Do not attempt to construct the converter on wire-wrap or plug-in prototype boards. With high frequency, high power, switching power supplies it is imperative to have separate current loops for the signal paths and for the power paths. The printed circuit layout should contain a ground plane with low current signal and high current switch and output grounds returning on separate paths back to the input filter capacitor. Shown in Figure 35 is a printed circuit layout of the application circuit. Note how the power and ground traces are run. All bypass capacitors and snubbers should be connected as close as possible to the specific part in question. The PC board lead lengths must be less than 0.5 inches for effective bypassing for snubbing.

Instabilities

In current mode control, an instability can be encountered at any given duty cycle. The instability is caused by the current feedback loop. It has been shown that the instability is caused by a double pole at half the switching frequency. If an external ramp (S_e) is added to the on-time ramp (S_n) of the current-sense waveform, stability can be achieved (see Figure 1).

One must be careful not to add too much ramp compensation. If too much is added the system will start to perform like a voltage mode regulator. All benefits of current mode control will be lost. Figure 25 is an example of one way in which external ramp compensation can be implemented.

Figure 20. Figure 1. Ramp Compensation



A simple equation can be used to calculate the amount of external ramp slope necessary to add that will achieve stability in the current loop. For the following equations, the calculated values for the application circuit in Figure 34 are also shown.

$$Se = \frac{V_O}{L} \left(\frac{N_S}{N_P} \right) (R_S) A_i$$

where: $V_O = DC$ output voltage

- Np, N_S = number of power transformer primary or secondary turns
 - A_i = gain of the current sense network (see Figures 23 and 24)
 - L = output inductor
 - R_S = current sense resistance

For the application circuit: $S_e = \frac{5}{1.8 \ \mu} \left(\frac{2}{8}\right) (0.3)(0.55)$

PIN FUNCTION DESCRIPTION

Pin			
DIP/SOIC	PLCC	Function	Description
1	2	Error Amp Inverting Input	This pin is usually used for feedback from the output of the power supply.
2	3	Error Amp Noninverting Input	This pin is used to provide a reference in which an error signal can be produced on the output of the error amp. Usually this is connected to V_{ref} , however an external reference can also be used.
3	4	Error Amp Output	This pin is provided for compensating the error amp for poles and zeros encountered in the power supply system, mostly the output LC filter.
4	5	Clock	This is a bidirectional pin used for synchronization.
5	7	RT	The value of R_T sets the charge current through timing Capacitor, C_T .
6	8	CT	In conjunction with R _T , the timing Capacitor sets the switching frequency.
7	9	Ramp Input	For voltage mode operation this pin is connected to C_T . For current mode operation this pin is connected through a filter to the current sensing element.
8	10	Soft-Start	A capacitor at this pin sets the Soft–Start time.
9	12	Current Limit/ Shutdown	This pin has two functions. First, it provides cycle–by–cycle current limiting. Second, if the current is excessive, this pin will reinitiate a Soft–Start cycle.
10	13	Ground	This pin is the ground for the control circuitry.
11	14	Current Limit Reference Input	This pin voltage sets the threshold for cycle–by–cycle current limiting.
12	15	Power Ground	This is a separate power ground return that is connected back to the power source. It is used to reduce the effects of switching transient noise on the control circuitry.
13	17	V _C	This is a separate power source connection for the outputs that is connected back to the power source input. With a separate power source connection, it can reduce the effects of switching transient noise on the control circuitry.
14	18	Output	This is a high current totem pole output.
15	19	VCC	This pin is the positive supply of the control IC.
16	20	V _{ref}	This is a 5.1 V reference. It is usually connected to the noninverting input of the error amplifier.

Figure 21. Voltage Mode Operation



In voltage mode operation, the control range on the output of the Error Amplifier from 0% to 90% duty cycle is from 2.25 V to 4.05 V.

Figure 22. Current Mode Operation



In current mode control, an RC filter should be placed at the ramp input to filter the leading edge spike caused by turn-on of a power MOSFET.

Figure 23. Resistive Current Sensing



The addition of an RC filter will eliminate instability caused by the leading edge spike on the current waveform. This sense signal can also be used at the ramp input pin for current mode control. For ramp compensation it is necessary to know the gain of the current feedback loop. If a transformer is used, the gain can be calculated by:

$$A_i = \frac{R_{Sense}}{turns ratio}$$



The addition of an RC filter will eliminate instability caused by the leading edge spike on the current waveform. This sense signal can also be used at the ramp input pin for current mode control. For ramp compensation it is necessary to know the gain of the current feedback loop. The gain can be calculated by:

$$A_i = \frac{R_w}{turns ratio}$$

Figure 25A. Slope Compensation (Noise Sensitive)



This method of slope compensation is easy to implement, however, it is noise sensitive. Capacitor C₁ provides AC coupling. The oscillator signal is added to the current signal by a voltage divider consisting of resistors R₁ and R₂.





When only one output is used, this method of slope compensation can be used and it is relatively noise immune. Resistor R_M and capacitor C_M provide the added slope necessary. By choosing R_M and C_M with a larger time constant than the switching frequency, you can assume that its charge is linear. First choose C_M , then R_M can be adjusted to achieve the required slope. The diode provides a reset pulse at the ramp input at the end of every cycle. The charge current I_M can be calculated by $I_M = C_M S_e$. Then R_M can be calculated by $R_M = V_{CC}/I_M$.

Figure 26. Dead Time Addition



Additional dead time can be added by the addition of a dead time resistor from V_{ref} to $C_{\text{T}}.$ See text on Oscillator section for more information.



Figure 27. External Clock Synchronization

The sync pulse fed into the clock pin must be at least 3.9 V. R_T and C_T need to be set 10% slower than the sync frequency. This circuit is also used in Voltage Mode operation for master/slave operation. The clock signal would be coming from the master which is set at the desired operating frequency, while the slave is set 10% slower.

Figure 28. Current Mode Master/Slave Operation Over Short Distances



Figure 29. Synchronization Over Long Distances



ΙB

Figure 30. Buffered Maximum Clamp Level



In voltage mode operation, the maximum duty cycle can be clamped. By the addition of a PNP transistor to buffer the clamp voltage, the Soft–Start current is not affected by R_1 .

The new equation for Soft–Start is t $\approx \frac{V_{clamp}~+~0.6}{9.0~\mu A}~(C_{SS})$

In current mode operation, this circuit will limit the maximum voltage allowed at the ramp input to end a cycle.





The totem pole output can furnish negative base current for enhanced transistor turn-off, with the addition of the capacitor in series with the base.

Figure 32. MOSFET Parasitic Oscillations



A series gate resistor may be needed to dampen high frequency parasitic oscillation caused by the MOSFET's input capacitance and any series wiring inductance in the gate–source circuit. The series resistor will also decrease the MOSFET switching speed. A Schottky diode can reduce the driver's power dissipation due to excessive ringing, by preventing the output pin from being driven below ground. The Schottky diode also prevents substrate injection when the output pin is driven below ground.

Figure 33. Isolated MOSFET Drive



The totem pole output can easily drive pulse transformers. A Schottky diode is recommended when driving inductive loads at high frequencies. The diode can reduce the driver's power dissipation due to excessive ringing, by preventing the output pin from being driven below ground.





10 mVp-p 69.8%

V_{in} = 48 V, IO = 7.5 A V_{in} = 48 V, IO = 7.5 A

Output Ripple

Efficiency

Heatsinks – Power FET: AAVID Heatsink #533902B02552 with clip Output Rectifiers: AAVID Heatsink #533402B02552 with clip

Insulators – All power devices are insulated with Berquist Sil-Pad 150

 $(1) - 10(1.0 \ \mu F)$ ceramic capacitors in parallel

 $(2) - 5(1.5 \ \Omega)$ resistors in parallel



Figure 35. PC Board With Components

Figure 36. PC Board Without Components



(Top View)



OUTLINE DIMENSIONS



OUTLINE DIMENSIONS



NOTES

Motorola reserves the right to make changes without further notice to any products herein. Motorola makes no warranty, representation or guarantee regarding the suitability of its products for any particular purpose, nor does Motorola assume any liability arising out of the application or use of any product or circuit, and specifically disclaims any and all liability, including without limitation consequential or incidental damages. "Typical" parameters can and do vary in different applications. All operating parameters, including "Typicals" must be validated for each customer application by customer's technical experts. Motorola does not convey any license under its patent rights nor the rights of others. Motorola products are not designed, intended, or authorized for use as components in systems intended for surgical implant into the body, or other applications intended to support or sustain life, or for any other application in which the failure of the Motorola product could create a situation where personal injury or death may occur. Should Buyer purchase or use Motorola products for any such unintended or unauthorized application, Buyer shall indemnify and hold Motorola and its officers, employees, subsidiaries, affiliates, and distributors harmless against all claims, costs, damages, and expenses, and reasonable attorney fees arising out of, directly or indirectly, any claim of personal injury or death associated with such unintended or unauthorized use, even if such claim alleges that Motorola was negligent regarding the design or manufacture of the part. Motorola and M are registered trademarks of Motorola, Inc. Motorola, Inc. is an Equal Opportunity/Affirmative Action Employer.

Literature Distribution Centers:

USA: Motorola Literature Distribution: P.O. Box 20912: Phoenix. Arizona 85036.

EUROPE: Motorola Ltd.; European Literature Centre; 88 Tanners Drive, Blakelands, Milton Keynes, MK14 5BP, England.

JAPAN: Nippon Motorola Ltd.; 4-32-1, Nishi-Gotanda, Shinagawa-ku, Tokyo 141, Japan.

ASIA PACIFIC: Motorola Semiconductors H.K. Ltd.; Silicon Harbour Center, No. 2 Dai King Street, Tai Po Industrial Estate, Tai Po, N.T., Hong Kong.



MC34023/D