



Advance Information

Sleep-Mode™ Two-State, Micropower Operational Amplifier

The MC33102 dual operational amplifier is an innovative design concept employing Sleep–ModeTM technology. Sleep–Mode amplifiers have two separate states, a sleepmode and an awakemode. In sleepmode, the amplifier is active and waiting for an input signal. When a signal is applied causing the amplifier to source or sink 160 μ A (typically) to the load, it will automatically switch to the awakemode which offers higher slew rate, gain bandwidth, and drive capability.

- Two States: "Sleepmode" (Micropower) and "Awakemode" (High Performance)
- Switches from Sleepmode to Awakemode in 4.0 μ s when Output Current Exceeds the Threshold Current (R_L = 600 Ω)
- Independent Sleepmode Function for Each Op Amp
- Standard Pinouts No Additional Pins or Components Required
- Sleepmode State Can Be Used in the Low Current Idle State as a Fully Functional Micropower Amplifier
- Automatic Return to Sleepmode when Output Current Drops Below Threshold
- No Deadband/Crossover Distortion; as Low as 1.0 Hz in the Awakemode
- Drop-in Replacement for Many Other Dual Op Amps
- ESD Clamps on Inputs Increase Reliability without Affecting Device Operation

TYPICAL SLEEPMODE/AWAKEMODE PERFORMANCE

Characteristic	Sleepmode (Typical)	Awakemode (Typical)	Unit
Low Current Drain	45	750	μΑ
Low Input Offset Voltage	0.15	0.15	mV
High Output Current Capability	0.15	50	mA
Low T.C. of Input Offset Voltage	1.0	1.0	μV/°C
High Gain Bandwidth (@ 20 kHz)	0.33	4.6	MHz
High Slew Rate	0.16	1.7	V/µs
Low Noise (@ 1.0 kHz)	28	9.0	nV/√Hz

MAXIMUM RATINGS

Ratings	Symbol	Value	Unit
Supply Voltage (V _{CC} to V _{EE})	٧ _S	+36	V
Input Differential Voltage Range Input Voltage Range	VIDR VIR	(Note 1)	V
Output Short Circuit Duration (Note 2)	tSC	(Note 2)	sec
Maximum Junction Temperature Storage Temperature	Т _Ј T _{stg}	+150 -65 to +150	°C
Maximum Power Dissipation	PD	(Note 2)	mW

NOTES: 1. Either or both input voltages should not exceed V_{CC} or V_{EE}.

2. Power dissipation must be considered to ensure maximum junction temperature (T_J) is not exceeded (refer to Figure 1).

MC33102

DUAL SLEEP-MODE™ OPERATIONAL AMPLIFIER

SEMICONDUCTOR TECHNICAL DATA

D SUFFIX PLASTIC PACKAGE CASE 751 (SO-8)

P SUFFIX PLASTIC PACKAGE

CASE 626




ORDERING INFORMATION

Device	Operating Temperature Range	Package
MC33102D	$T_{\Delta} = -40^{\circ} \text{ to } +85^{\circ}\text{C}$	SO–8
MC33102P	$A = -40 \ 10 + 65 \ C$	Plastic DIP

© Motorola, Inc. 1995

Simplified Block Diagram



DC ELECTRICAL CHARACTERISTICS (V_{CC} = +15 V, V_{EE} = -15 V, T_A = 25°C, unless otherwise noted.)

				_		
Characteristics	Figure	Symbol	Min	Тур	Max	Unit
Input Offset Voltage ($R_S = 50 \Omega$, $V_{CM} = 0 V$, $V_O = 0 V$) Sleepmode	2	v _{IO}				mV
$T_A = +25^{\circ}C$ $T_A = -40^{\circ}$ to $+85^{\circ}C$			_	0.15 —	2.0 3.0	
Awakemode $T_A = +25^{\circ}C$ $T_A = -40^{\circ}$ to +85°C				0.15 —	2.0 3.0	
Input Offset Voltage Temperature Coefficient (R _S = 50 Ω , V _{CM} = 0 V, V _O = 0 V)	3	$\Delta V_{IO} / \Delta T$				μV/°C
$T_A = -40^\circ$ to +85°C (Sleepmode and Awakemode)			_	1.0	_	
Input Bias Current (V _{CM} = 0 V, V _O = 0 V) Sleepmode	4, 6	IIB				nA
$T_A = +25^{\circ}C$			-	8.0	50	
$T_A = -40^\circ \text{ to } +85^\circ \text{C}$ Awakemode			_	—	60	
T _A = +25°C			-	100	500	
$T_A = -40^\circ$ to $+85^\circ$ C			—	—	600	
Input Offset Current ($V_{CM} = 0 V$, $V_O = 0 V$) Sleepmode	—	IIO				nA
$T_A = +25^{\circ}C$			_	0.5	5.0	
$T_A = -40^\circ \text{ to } +85^\circ \text{C}$ Awakemode			-	—	6.0	
$T_A = +25^{\circ}C$			_	5.0	50	
$T_A = -40^\circ$ to +85°C			_	_	60	

DC ELECTRICAL CHARACTERISTICS	$(V_{CC} = +15 \text{ V}, V_{EE} = -15 \text{ V}, T_A = 25^{\circ}\text{C}, \text{ unless otherwise noted.})$
-------------------------------	---

Characteristics	Figure	Symbol	Min	Тур	Мах	Unit
Common Mode Input Voltage Range $(\Delta V_{IO} = 5.0 \text{ mV}, V_O = 0 \text{ V})$	5	VICR				V
Sleepmode and Awakemode			–13 —	-14.8 +14.2	 +13	
Large Signal Voltage Gain Sleepmode (RL = 1.0 M Ω)	7	AVOL				kV/V
$T_{A} = +25^{\circ}C$ $T_{A} = -40^{\circ} \text{ to } +85^{\circ}C$ Average of (1/2) (10) (10) (20)			25 15	200	_	
Awakemode (V _O = ±10 V, R _L = 600 Ω) T _A = +25°C T _A = -40° to +85°C			50 25	700 —		
Output Voltage Swing ($V_{ID} = \pm 1.0 \text{ V}$) Sleepmode ($V_{CC} = +15 \text{ V}$, $V_{EE} = -15 \text{ V}$)	8, 9, 10					V
$R_{L} = 1.0 \text{ M}\Omega$ $R_{L} = 1.0 \text{ M}\Omega$ $R_{L} = 1.0 \text{ M}\Omega$ Awakemode (V _{CC} = +15 V, V _{EE} = -15 V)		V _{O+} V _{O-}	+13.5	+14.2 -14.2	 13.5	v
$R_{L} = 600 \Omega$ $R_{L} = 600 \Omega$		V _{O+} V _{O-}	+12.5	+13.6 -13.6	 _12.5	
$R_{L} = 2.0 \text{ k}\Omega$ $R_{L} = 2.0 \text{ k}\Omega$		VO+ VO-	+13.3	+14 -14	 _13.3	
Awakemode (V _{CC} = +2.5 V, V _{EE} = -2.5 V) R _L = 600 Ω R _L = 600 Ω		V _O + V _O -	+1.1	+1.6 -1.6		
Common Mode Rejection ($V_{CM} = \pm 13 \text{ V}$) Sleepmode and Awakemode	11	CMR	80	90	_	dB
Power Supply Rejection (V _{CC} /V _{EE} = +15 V/–15 V, 5.0 V/–15 V, +15 V/–5.0 V) Sleepmode and Awakemode	12	PSR	80	100	_	dB
Output Transition Current	13, 14					μΑ
Sleepmode to Awakemode (Source/Sink) $(V_S = \pm 15 V)$ $(V_S = \pm 2.5 V)$		_{TH1}	200 250	160 200		
Awakemode to Sleepmode (Source/Sink) $(V_S = \pm 15 V)$ $(V_S = \pm 2.5 V)$		I _{TH2}	-	142 180	90 140	
Output Short Circuit Current (Awakemode) (V _{ID} = ±1.0 V, Output to Ground)	15, 16	I _{SC}				mA
Source Sink			50 50	110 110	_	
Power Supply Current (per Amplifier) (A _{CL} = 1, V _O = 0V) Sleepmode (V _S = \pm 15 V)	17	ID				μA
$T_{A} = +25^{\circ}C$ $T_{A} = -40^{\circ} \text{ to } +85^{\circ}C$			-	45 48	65 70	
Sleepmode (V _S = ± 2.5 V) T _A = $+25^{\circ}$ C T _A = -40° to $+85^{\circ}$ C			_	38 42	65 —	
Awakemode (V _S = ±15 V) $T_A = +25^{\circ}C$ $T_A = -40^{\circ}$ to +85°C			_	750 800	800 900	

AC ELECTRICAL CHARACTERISTICS	$(V_{CC} = +15 \text{ V}, \text{ V}_{EE} = -15 \text{ V}, \text{ T}_{A} = 25^{\circ}\text{C}, \text{ unless otherwise noted.})$
-------------------------------	---

Characteristics	Figure	Symbol	Min	Тур	Мах	Unit
Slew Rate (V _{in} = -5.0 V to $+5.0$ V, C _L = 50 pF, A _V = 1.0) Sleepmode (R _L = 1.0 MΩ) Awakemode (R _L = 600 Ω)	18	SR	0.10 1.0	0.16 1.7	—	V/µs
Gain Bandwidth Product Sleepmode (f = 10 kHz) Awakemode (f = 20 kHz)	19	GBW	0.25 3.5	0.33 4.6		MHz
Sleepmode to Awakemode Transition Time $(A_{CL} = 0.1, V_{in} = 0 V \text{ to } +5.0 V)$ $R_{L} = 600 \Omega$ $R_{L} = 10 \text{ k}\Omega$	20, 21	^t tr1	_	4.0 15	_	μs
Awakemode to Sleepmode Transition Time	22	ttr2		1.5		sec
Unity Gain Frequency (Open Loop) Sleepmode ($R_L = 100 \text{ k}\Omega$, $C_L = 0 \text{ pF}$) Awakemode ($R_L = 600 \Omega$, $C_L = 0 \text{ pF}$)		fU	=	200 2500		kHz
Gain Margin Sleepmode (R _L = 100 k Ω , C _L = 0 pF) Awakemode (R _L = 600 Ω , C _L = 0 pF)	23, 25	AM		13 12		dB
Phase Margin Sleepmode (R _L = 100 k Ω , C _L = 0 pF) Awakemode (R _L = 600 Ω , C _L = 0 pF)	24, 26	Ø _M		60 60		Degrees
Channel Separation (f = 100 Hz to 20 kHz) Sleepmode and Awakemode	29	CS	_	120	_	dB
Power Bandwidth (Awakemode) $(V_O = 10 V_{pp}, R_L = 100 k\Omega, THD \le 1\%)$		BWP	_	20	_	kHz
Total Harmonic Distortion ($V_O = 2.0 V_{pp}$, $A_V = 1.0$) Awakemode ($R_L = 600 \Omega$) f = 1.0 kHz f = 10 kHz f = 20 kHz	30	THD	_ _ _	0.005 0.016 0.031		%
DC Output Impedance (V_O = 0 V, A_V = 10, I_Q = 10 μA) Sleepmode Awakemode	31	RO		1.0 k 96		Ω
Differential Input Resistance (V _{CM} = 0 V) Sleepmode Awakemode		R _{in}		1.3 0.17		MΩ
Differential Input Capacitance (V _{CM} = 0 V) Sleepmode Awakemode		C _{in}		0.4 4.0		pF
Equivalent Input Noise Voltage (f = 1.0 kHz, $R_S = 100 \Omega$) Sleepmode Awakemode	32	en		28 9.0		nV/√Hz
Equivalent Input Noise Current (f = 1.0 kHz) Sleepmode Awakemode	33	in		0.01 0.05		pA/√Hz







Figure 3. Input Offset Voltage Temperature Coefficient Distribution (MC33102D Package)




TCV_{IO}, INPUT OFFSET VOLTAGE TEMPERATURE COEFFICIENT ($\mu \text{V}/^{\circ}\text{C}$)

Figure 4. Input Bias Current versus Common Mode Input Voltage












Figure 9. Output Voltage versus Frequency 30 25 VO, OUTPUT VOLTAGE (Vpp) 20 Sleepmode Awakemode $(R_L = 1.0 M\Omega)$ $(R_L = 600 \Omega)$ 15 10 V_{CC} = +15 V V_{EE} = -15 V $A_{V}^{-} = +1.0$ 5.0 T_Å = 25°C 0 ∟ 100 1.0 k 10 k 100 k 500 k f, FREQUENCY (Hz)











Figure 12. Power Supply Rejection versus Frequency



18











Figure 20. Sleepmode to Awakemode **Transition Time**



t, TIME (5.0 µs/DIV)









Figure 21. Sleepmode to Awakemode


Transition Time




R_T, DIFFERENTIAL SOURCE RESISTANCE (Ω)

Figure 23. Gain Margin versus Differential

Figure 24. Phase Margin versus Differential Source Resistance



MOTOROLA ANALOG IC DEVICE DATA






Figure 27. Sleepmode Voltage Gain and Phase





Figure 28. Awakemode Voltage Gain and **Phase versus Frequency**







Figure 30. Total Harmonic Distortion versus Frequency



versus Frequency




Figure 32. Input Referred Noise Voltage versus Frequency





Figure 33. Current Noise versus Frequency 1.0 $V_{CC} = +15 V$ $V_{EE} = -15 V$ $T_A = 25^{\circ}C$ (RS = 10 k)^^^, ۷o in, INPUT NOISE CURRENT (pA/\/Hz) 0.8 RS 0.6 Į 0.4 Awakemode 0.2 Sleepmode 0.1 . 10 100 1.0 k 10 k 100 k f, FREQUENCY (Hz)

Figure 34. Percent Overshoot versus Load Capacitance







Figure 36. Awakemode Large Signal **Transient Response**









Figure 37. Sleepmode Small Signal

Transient Response

t, TIME (50 µs/DIV)

Figure 38. Awakemode Small Signal Transient Response





The awakemode uses higher drain current to provide a

An internal delay circuit is used to prevent the amplifier

high slew rate, gain bandwidth, and output current capability.

In the awakemode, this amplifier can drive 27 Vpp into a

from returning to the sleepmode at every zero crossing. This delay circuit also eliminates the crossover distortion

commonly found in micropower amplifiers. This amplifier can

21 for transition times with 600 Ω and 10 k Ω loads.

CIRCUIT INFORMATION

The MC33102 was designed primarily for applications where high performance (which requires higher current drain) is required only part of the time. The two-state feature of this op amp enables it to conserve power during idle times, yet be powered up and ready for an input signal. Possible applications include laptop computers, automotive, cordless phones, baby monitors, and battery operated test equipment. Although most applications will require low power consumption, this device can be used in any application where better efficiency and higher performance is needed.

The Sleep–Mode[™] amplifier has two states; a sleepmode and an awakemode. In the sleepmode state, the amplifier is active and functions as a typical micropower op amp. When a signal is applied to the amplifier causing it to source or sink sufficient current (see Figure 13), the amplifier will automatically switch to the awakemode. See Figures 20 and

process frequencies as low as 1.0 Hz without the amplifier returning to sleepmode, depending on the load.

600 Ω load with V_S = ±15 V.

The first stage PNP differential amplifier provides low noise performance in both the sleep and awake modes, and an all NPN output stage provides symmetrical source and sink AC frequency response.

APPLICATIONS INFORMATION

The MC33102 will begin to function at power supply voltages as low as $V_S = \pm 1.0$ V at room temperature. (At this voltage, the output voltage swing will be limited to a few hundred millivolts.) The input voltages must range between V_{CC} and V_{EE} supply voltages as shown in the maximum rating table. Specifically, **allowing the input to go more negative than 0.3 V below V_{EE} may cause product damage.** Also, exceeding the input common mode voltage range on either input may cause phase reversal, even if the inputs are between V_{CC} and V_{EE}.

When power is initially applied, the part may start to operate in the awakemode. This is because of the currents generated due to charging of internal capacitors. When this occurs and the sleepmode state is desired, the user will have to wait approximately 1.5 seconds before the device will switch back to the sleepmode. To prevent this from occurring, ramp the power supplies from 1.0 V to full supply. Notice that the device is more prone to switch into the awakemode when VEE is adjusted than with a similar change in VCC.

The amplifier is designed to switch from sleepmode to awakemode whenever the output current exceeds a preset current threshold (I_{TH}) of approximately 160 μ A. As a result, the output switching threshold voltage (V_{ST}) is controlled by the output loading resistance (R_L). This loading can be a load resistor, feedback resistors, or both. Then:

$$V_{ST} = (160 \,\mu A) \times R_L$$

Large valued load resistors require a large output voltage to switch, but reduce unwanted transitions to the awakemode. For instance, in cases where the amplifier is connected with a large closed loop gain (A_{CL}), the input offset voltage (V_{IO}) is multiplied by the gain at the output and could produce an output voltage exceeding V_{ST} with no input signal applied.

Small values of R_L allow rapid transition to the awakemode because most of the transition time is consumed slewing in the sleepmode until V_{ST} is reached (see Figures 20, 21). The output switching threshold voltage V_{ST} is higher for larger values of R_L, requiring the amplifier to slew longer in the slower sleepmode state before switching to the awakemode. The transition time (t_{tr1}) required to switch from sleep to awake mode is:

 $t_{tr1} = t_D = I_{TH} (R_L/SR_{sleepmode})$

Where: t_D = Amplifier delay (<1.0 µs) I_{TH} = Output threshold current for more transition (160 µA) R_L = Load resistance $SR_{sleepmode}$ = Sleepmode slew rate (0.16 V/µs)

Although typically 160 μ A, I_{TH} varies with supply voltage and temperature. In general, any current loading on the output which causes a current greater than I_{TH} to flow will switch the amplifier into the awakemode. This includes transition currents such as those generated by charging load capacitances. In fact, the maximum capacitance that can be driven while attempting to remain in the sleepmode is approximately 1000 pF.

Any electrical noise seen at the output of the MC33102 may also cause the device to transition to the awakemode. To

minimize this problem, a resistor may be added in series with the output of the device (inserted as close to the device as possible) to isolate the op amp from both parasitic and load capacitance.

The awakemode to sleepmode transition time is controlled by an internal delay circuit, which is necessary to prevent the amplifier from going to sleep during every zero crossing. This time is a function of supply voltage and temperature as shown in Figure 22.

Gain bandwidth product (GBW) in both modes is an important system design consideration when using a sleepmode amplifier. The amplifier has been designed to obtain the maximum GBW in both modes. "Smooth" AC transitions between modes with no noticeable change in the amplitude of the output voltage waveform will occur as long as the closed loop gains (A_{CL}) in both modes are substantially equal at the frequency of operation. For smooth AC transitions:

(ACLsleepmode) (BW) < GBWsleepmode

Where: ACLsleepmode = Closed loop gain in the sleepmode BW = The required system bandwidth or operating frequency

TESTING INFORMATION

To determine if the MC33102 is in the awakemode or the sleepmode, the power supply currents (I_D + and I_D -) must be measured. When the magnitude of **either** power supply current exceeds 400 μ A, the device is in the awakemode. When the magnitudes of both supply currents are less than 400 μ A, the device is in the sleepmode. Since the total supply current is typically ten times higher in the awakemode than the sleepmode, the two states are easily distinguishable.


The measured value of I_D+ equals the I_D of both devices (for a dual op amp) plus the output source current of device A and the output source current of device B. Similarly, the measured value of I_D- is equal to the I_D- of both devices plus the output sink current of each device. I_{OUt} is the sum

of the currents caused by both the feedback loop and load resistance. The total I_{OUt} needs to be subtracted from the measured I_D to obtain the correct I_D of the dual op amp.

An accurate way to measure the awakemode I_{out} current on automatic test equipment is to remove the I_{out} current on both Channel A and B. Then measure the I_D values before the device goes back to the sleepmode state. The transition will take typically 1.5 seconds with ± 15 V power supplies.

The large signal sleepmode testing in the characterization was accomplished with a 1.0 M Ω load resistor which ensured the device would remain in sleepmode despite large voltage swings.

OUTLINE DIMENSIONS



Motorola reserves the right to make changes without further notice to any products herein. Motorola makes no warranty, representation or guarantee regarding the suitability of its products for any particular purpose, nor does Motorola assume any liability arising out of the application or use of any product or circuit, and specifically disclaims any and all liability, including without limitation consequential or incidental damages. "Typical" parameters can and do vary in different applications. All operating parameters, including "Typicals" must be validated for each customer application by customer's technical experts. Motorola does not convey any license under its patent rights nor the rights of others. Motorola products are not designed, intended, or authorized for use as components in systems intended for surgical implant into the body, or other applications intended to support or sustain life, or for any other application in which the failure of the Motorola product could create a situation where personal injury or death may occur. Should Buyer purchase or use Motorola products for any such unintended or unauthorized application, Buyer shall indemnify and hold Motorola and its officers, employees, subsidiaries, affiliates, and distributors harmless against all claims, costs, damages, and expenses, and reasonable attorney fees arising out of, directly or indirectly, any claim of personal injury or death Motorola was negligent regarding the design or manufacture of the part. Motorola and its afficers are registered trademarks of Motorola, Inc. is an Equal Opportunity/Affirmative Action Employer.

How to reach us:

USA/EUROPE: Motorola Literature Distribution; P.O. Box 20912; Phoenix, Arizona 85036. 1–800–441–2447 JAPAN: Nippon Motorola Ltd.; Tatsumi–SPD–JLDC, Toshikatsu Otsuki, 6F Seibu–Butsuryu–Center, 3–14–2 Tatsumi Koto–Ku, Tokyo 135, Japan. 03–3521–8315

MFAX: RMFAX0@email.sps.mot.com – TOUCHTONE (602) 244–6609 INTERNET: http://Design_NET.com

 \Diamond

HONG KONG: Motorola Semiconductors H.K. Ltd.; 8B Tai Ping Industrial Park, 51 Ting Kok Road, Tai Po, N.T., Hong Kong. 852–26629298



