



Quad Single Supply Operational Amplifiers

These internally compensated Norton operational amplifiers are designed specifically for single positive power supply applications found in industrial control systems and automotive electronics. Each device contains four independent amplifiers – making it ideal for applications such as active filters, multi–channel amplifiers, tachometers, oscillators and other similar usage.

- Single Supply Operation
- Internally Compensated
- Wide Unity Gain Bandwidth: 4.0 MHz Typical
- Low Input Bias Current: 50 nA Typical
- High Open Loop Gain: 1000 V/V Minimum
- Large Output Voltage Swing: (V_{CC} 1) V_{pp}



SEMICONDUCTOR TECHNICAL DATA





MAXIMUM RATINGS

| Rating | Symbol | LM2900/ LM3900 | MC3301 | Unit | |
|---|--------------------------------------|------------------------|-------------|------|--|
| Supply Voltage | V _{CC} | +32 | +28 | V | |
| Input Current (I _{in+} or I _{in–}) | lin | 5 | mA | | |
| Output Current | lo | 5 | mA | | |
| Power Dissipation (T _A = +25°C) Derate above T _A = +25°C | P _D 1/R _{θJA} | 62 5 | mW mW/°C | | |
| Ambient Temperature Range LM2900 LM3900 | тд | -40 to +85 0 to +70 | -40 to +85 | °C | |
| Storage Temperature Range | T _{stg} | –65 to | °C | | |

ORDERING INFORMATION

| Device | Operating Temperature Range | Package | | |
|--------------------|--------------------------------|-------------|--|--|
| LM3900D | - Τ _Α = 0° to +70°C | SO-14 | | |
| LM3900N | IA = 0 to $+70$ C | Plastic DIP | | |
| LM2900N MC3301P | $T_A = -40^\circ$ to +85°C | | | |

© Motorola, Inc. 1995

ELECTRICAL CHARACTERISTICS (V_{CC} = +15 Vdc, R_I = 5.0 k Ω . T_A = +25°C [each amplifier], unless otherwise noted.)

| Characteristic | | LM2900 | | LM3900 | | MC3301 | | | | | |
|---|---|-----------------|----------------------|---------------|-----------------|----------------------|---------------|-----------------|----------------------|-----------------|------|
| | Symbol | Min | Тур | Max | Min | Тур | Max | Min | Тур | Max | Unit |
| Open Loop Voltage Gain f = 100 Hz, R _L = 5.0 k T _A = T _{low} to T _{high} (Notes 1, 2) | Avol | 1.2 - | 2.0 - | | 1.2 - | 2.0 - | - | 1.2 - | 2.0 - | | V/mV |
| Input Resistance (Inverting Input) | rj | - | 1.0 | - | - | 1.0 | - | - | 1.0 | - | MΩ |
| Output Resistance | r _o | - | 8.0 | - | - | 8.0 | - | - | 8.0 | - | kΩ |
| Input Bias Current (Inverting Input) $T_A = T_{low}$ to T_{high} (Note 1) | IIB | | 50 - | 200 - | - | 50 - | 200 - | - | 50 - | 300 - | nA |
| Slew Rate (C _L = 100 pF, R _L = 2.0 k) Positive Output Swing Negative Output Swing | SR | | 0.5 20 | | | 0.5 20 | | | 0.5 20 | | V/µs |
| Unity Gain Bandwidth | BW | - | 4.0 | - | - | 4.0 | - | - | 4.0 | - | MHz |
| Output Voltage Swing (Note 7) $V_{CC} = +15 V$, $R_L = 2.0 k$ V_{out} High ($l_{in}^- = 0$, $l_{in} += 0$) V_{out} Low ($l_{in}^- = 10 \mu A$, $l_{in} += 0$) V_{CC} = Maximum Rating, $R_L = \infty$ V_{out} High ($l_{in}^- = 0$, $l_{in} += 0$) | V _{OH} Vol Voh | 13.5 - - | 14.2 0.03 29.5 | _ 0.2 _ | 13.5 _ _ | 14.2 0.03 29.5 | _ 0.2 _ | 13.5 _ _ | 14.2 0.03 25.5 | _ 0.2 _ | V |
| Output Current Source Sink (Note 3) Low Level Output Current $I_{in}^{-} = 5.0 \ \mu A, \ V_{OL} = 1.0 \ V$ | I _{Source} I _{Sink} I _{OL} | 6.0 0.5 - | 10 0.87 5.0 | - - - | 6.0 0.5 - | 10 0.87 5.0 | - - - | 5.0 0.5 - | 10 0.87 5.0 | 5.0 0.5 - | mA |
| Supply Current (All Four Amplifiers) Noninverting Inputs Open Noninverting Inputs Grounded | I _{DO} I _{DG} | | 6.9 7.8 | 10 14 | | 6.9 7.8 | 10 14 | | 6.9 7.8 | 10 14 | mA |
| Power Supply Rejection (f = 100 Hz) | PSR | - | 55 | - | - | 55 | - | - | 55 | - | dB |
| Mirror Gain (T _A = T _{IoW} to T _{high} ; Notes 1, 4) I_{in} += 20 μ A I_{in} += 200 μ A | Ai | 0.90 0.90 | 1.0 1.0 | 1.1 1.1 | 0.90 0.90 | 1.0 1.0 | 1.1 1.1 | 0.90 0.90 | 1.0 1.0 | 1.1 1.1 | μA |
| $ \label{eq:limit} \begin{array}{l} \Delta \mbox{ Mirror Gain } (T_A = T_{low} \mbox{ to } T_{high}; \mbox{ Notes 1, 4}) \\ 20 \ \mu A \leq I_{in} + \leq \ 200 \ \mu A \end{array} $ | ΔA _i | - | 2.0 | 5.0 | - | 2.0 | 5.0 | - | 2.0 | 5.0 | % |
| Mirror Current ($T_A = T_{low}$ to T_{high} ; Notes 1, 5) | | - | 10 | 500 | - | 10 | 500 | - | 10 | 500 | μA |
| Negative Input Current (Note 6) | | - | 1.0 | - | - | 1.0 | - | - | 1.0 | - | mA |

NOTES: 1. $T_{IOW} = -40^{\circ}C$ for LM2900, MC3301 = 0°C for LM3900

 $T_{high} = +85^{\circ}C \text{ for LM2900, MC3301}$ = +70°C for LM3900

2. Open loop voltage gain is defined as voltage gain from the inverting input to the output.

3. Sink current is specified for analog operation. When the device is used as a comparator (non-analog operation) where the inverting input is

overdriven, the sink current (low level output current) capability is typically 5.0 mA.

4. This specification indicates the current gain of the current mirror which is used as the noninverting input.

 This specification indicates the content gain of the current minor is used as the noninverting input.
Input V_{BE} match between the noninverting and inverting inputs occurs for a mirror current (noninverting input current) of approximately 10 μA.
Clamp transistors are included to prevent the input voltages from swinging below ground more than approximately -0.3 V. The negative input currents that may result from large signal overdrive with capacitive input coupling must be limited externally to values of approximately 1.0 mA. If more than one of the input terminals are simultaneously driven negative, maximum currents are reduced. Common mode biasing can be used to com prevent negative input voltages. 7. When used as a noninverting amplifier, the minimum output voltage is the V_{BE} of the inverting input transistor.





Figure 3. Output Resistance versus Frequency

FREQUENCY

Figure 4. Supply Current versus Supply Voltage





Figure 6. Analog Sink Current versus Supply Voltage



OPERATION AND APPLICATIONS

Basic Amplifier

The basic amplifier is the common emitter stage shown in Figures 7 and 8. The active load I₁ is buffered from the input transistor by a PNP transistor, Q4, and from the output by an NPN transistor, Q2. Q2 is biased Class A by the current source I₂. The magnitude of I₂ (specified I_{sink}) is a limiting factor in capacitively coupled analog operation at the output.

The sink of the device can be forced to exceed the specified level by keeping the output DC voltage above ≈ 1.0 V resulting in an increase in the distortion appearing at the output. Closed loop stability is maintained by an on-the-chip 3–pF capacitor shown in Figure 10 on the following page. No external compensation is required.



Figure 7. Block Diagram

A noninverting input obtained by adding a current mirror as shown in Figure 9. Essentially all current which enters the noninverting input, l_{in} ⁺, flows through the diode CR1. The voltage drop across CR1 corresponds to this input current magnitude and this same voltage is applied to a matched device, Q3. Thus Q3 is biased to conduct an emitter current equal to l_{in} ⁺. Since the alpha current gain of Q3 \approx 1, its

collector current is approximately equal to I_{in}^+ also. In operation this current flows through an external feedback resistor which generates the output voltage signal. For inverting applications, the noninverting input is often used to set the DC quiescent level at the output. Techniques for doing this are discussed in the "Normal Design Procedure" section.





Figure 9. Obtaining A Noninverting Input



Biasing Circuitry

The circuitry common to all four amplifiers is shown in Figure 11. The purpose of this circuitry is to provide biasing voltage for the PNP and NPN current sources used in the amplifiers.

The voltage drops across diodes CR2, CR3 and CR4 are used as references. The voltage across resistor R1 is the sum of the drops across CR4 and CR3 minus the VBE of Q8. The PNP current sources (Q5, etc.) are set to the magnitude VBE/R1 by transistor Q6. Transistor Q7 reduces base current

Figure 10. A Basic Operational Amplifier



loading. The voltage across resistor R_2 is the sum of the voltage drops across CR2, CR3 and CR4, minus the V_{BE} drops of transistor Q9 and diode CR5; thus the current set is established by CR5 in all the NPN current sources (Q10, etc.). This technique results in current source magnitudes which are relatively independent of the supply voltage. Q11 (Figure 7) provides circuit protection from signals that are negative with respect to ground.

Figure 11. Biasing Circuitry



NORMAL DESIGN PROCEDURE

- 1. Output Q-Point Biasing
 - A. A number of techniques may be devised to bias the quiescent output voltage to an acceptable level. However, in terms of loop gain considerations it is usually desirable to use the noninverting input to effect the biasing, as shown in Figures 12 and 13. The high impedance of the collector of the noninverting "current mirror" transistor helps to achieve the maximum loop gain for any particular configuration. It is desirable that the noninverting input current be in the 10 μA to 200 μA range.
 - B. V_{CC} Reference Voltage (see Figures 12 and 13) The noninverting input is normally returned to the V_{CC} voltage (which should be well filtered) through a resistor (R_r) allowing the input current, (I_{in}^+) to be within the range of 10 μ A to 200 μ A.

Choosing the feedback resistor (R_f) to be equal to $1/_2 R_r$ will now bias the amplifier output DC level to approximately V_{CC}/2. This allows the maximum dynamic range of the output voltage.

C. Reference Voltage other than V_{CC} (see Figure 14) The biasing resistor (R_r) may be returned to a voltage(V_r) other than V_{CC}. By setting R_f = R_r, (still keeping l_{in} +between 10 μ A and 200 μ A) the output DC level will be equal to V_r. The expression for determining V_{Odc} is:

$$V_{Odc} = \frac{(A_i)(V_r)(R_f)}{R_r} + \left(1 - \frac{R_f}{R_r} A_i\right) \phi$$

where ϕ is the VBE drop of the input transistors (approximately 0.6 Vdc @ +25°C and assumed equal). A_i is the current mirror gain.

Figure 12. Inverting Amplifier



Figure 13. Noninverting Amplifier



- 2. Gain Determination
 - A. Inverting Amplifier

The amplifier is normally used in the inverting mode. The input may be capacitively coupled to avoid upsetting the DC bias and the output is normally capacitively coupled to eliminate the DC voltage across the load. Note that when the output is capacitively coupled to the load, the value of I_{sink} becomes a limitation with respect to the load driving capabilities of the device if it is direct coupled. In this configuration, the AC gain is determined by the ratio of Rf to R_i, in the same manner as for a conventional operational amplifier:

$$A_V = \frac{R_f}{R_i}$$

The lower corner frequency is determined by the coupling capacitors to the input and load resistors. The upper corner frequency will usually be determined by the amplifier internal compensation. The amplifier unity gain bandwidth is typically 400 kHz with 20 dB of closed loop gain or 40 kHz with 40 dB of closed loop gain. The exception to this occurs at low gains where the input resistor selected is large. The pole formed by the amplifier input capacitance, stray capacitance and the input resistor may occur before the closed loop gain intercepts the open loop response curve. The inverting input capacity is typically 3.0 pF.



Figure 14. Inverting Amplifier with

*Select for low frequency response.

Figure 15. Inverting Amplifier with Ay = 100 and $V_r = V_{CC}$



B. Noninverting Amplifier

These devices may be used in the noninverting mode (see Figure 13). The amplifier gain in this configuration is subject to the current mirror gain. In addition, the resistance of the input diode must be included in the value of the input resistor. This resistance is

approximately $\frac{26}{l_{in}} + \Omega$, where l_{in} +is input current in

milliamperes. The noninverting AC gain expression is given by:

$$A_{V} = \frac{(R_{f})(A_{i})}{R_{i} + \frac{26}{I_{in} + (mA)}}$$

1

The bandwidth of the noninverting configuration for a given R_f value is essentially independent of the gain chosen. For R_f = 510 k Ω the bandwidth will be in excess of 200 kHz for noninverting of 1, 10, or 100. This is a result of the loop gain remaining constant for these gains since the the input resistor is effectively isolated from the feedback loop.



Figure 16. Tachometer Circuit

Figure 17. Voltage Regulator



 $V_0 = V_{Z1} + 0.6 (1 + \frac{R2}{R1}) - V_{BE}$ Q1

Note: For positive T_C zeners R2 and R1 can be selected to give T_C output.

Figure 18. Logic "OR" Gate



Figure 19. Logic "NAND" Gate (Large Fan-In)



Figure 20. Logic "NOR" Gate



Figure 21. R-S Flip-Flop



Figure 22. Astable Multivibrator



Figure 23. Positive–Edge Differentiator

Output Rise Time $\approx 0.22~\text{ms}$ Input Change Time Constant $\approx 1.0~\text{ms}$



Figure 24. Negative–Edge Differentiator



 $\begin{array}{l} V_{O(dc)}\approx 7.0 \; \text{Vdc} \\ \text{Output Rise Time}\approx 0.22 \; \text{ms} \\ \text{Input Change Time Constant}\approx 1.0 \; \text{ms} \end{array}$











Figure 28. Voltage Regulator



 $V_O = V_Z + 0.6$ Vdc NOTES: 1. R is used to bias the zener.

2. If the zener TC is positive, and equal in magnitude to the negative TC of the input to the operational amplifier (≈2.0 mV/°C), the output is zero–TC. A 7.0 V zener will give approximately zero-TC.

Figure 29. Zero Crossing Detector





OUTLINE DIMENSIONS



Motorola reserves the right to make changes without further notice to any products herein. Motorola makes no warranty, representation or guarantee regarding the suitability of its products for any particular purpose, nor does Motorola assume any liability arising out of the application or use of any product or circuit, and specifically disclaims any and all liability, including without limitation consequential or incidental damages. "Typical" parameters can and do vary in different applications. All operating parameters, including "Typicals" must be validated for each customer application by customer's technical experts. Motorola does not convey any license under its patent rights nor the rights of others. Motorola products are not designed, intended, or authorized for use as components in systems intended for surgical implant into the body, or other applications intended to support or sustain life, or for any other application in which the failure of the Motorola product could create a situation where personal injury or death may occur. Should Buyer purchase or use Motorola products for any such unintended or unauthorized application, Buyer shall indemnify and hold Motorola and its officers, employees, subsidiaries, affiliates, and distributors harmless against all claims, costs, damages, and reasonable attorney fees arising out of, directly or indirectly, any claim of personal injury or death allowed with such unintended or unauthorized use, even if such claim alleges that Motorola was negligent regarding the design or manufacture of the part. Motorola and are registered trademarks of Motorola, Inc. is an Equal Opportunity/Affirmative Action Employer.

How to reach us:

USA/EUROPE: Motorola Literature Distribution; P.O. Box 20912; Phoenix, Arizona 85036. 1–800–441–2447 JAPAN: Nippon Motorola Ltd.; Tatsumi–SPD–JLDC, Toshikatsu Otsuki, 6F Seibu–Butsuryu–Center, 3–14–2 Tatsumi Koto–Ku, Tokyo 135, Japan. 03–3521–8315

MFAX: RMFAX0@email.sps.mot.com – TOUCHTONE (602) 244–6609 INTERNET: http://Design_NET.com

 \Diamond

HONG KONG: Motorola Semiconductors H.K. Ltd.; 8B Tai Ping Industrial Park, 51 Ting Kok Road, Tai Po, N.T., Hong Kong. 852–26629298



