# MOTOROLA SEMICONDUCTOR TECHNICAL DATA

The MCM32(T)400 is a dynamic random access memory (DRAM) module organized as 4,194,304 x 32 bits. The module is a 72-lead single–in–line memory module (SIMM) consisting of eight MCM517400B DRAMs housed in 300 mil J-lead small outline packages (SOJ) mounted on a substrate along with a 0.22  $\mu$ F (min) decoupling capacitor mounted adjacent to each DRAM. The MCM517400B is a CMOS high-speed dynamic random access memory organized as 4,194,034 four-bit words and fabricated with CMOS silicon-gate process technology.

- Three-State Data Output
- Early-Write Common I/O Capability
- Fast Page Mode Capability
- TTL-Compatible Inputs and Outputs
- RAS-Only Refresh
- CAS Before RAS Refresh
- Hidden Refresh
- 2048 Cycle Refresh: 32 ms
- Consists of Eight 4M x 4 DRAMs and Eight 0.22  $\mu$ F (Min) Decoupling Capacitors
- Unlatched Data Out at Cycle End Allows Two Dimensional Chip Selection
- Fast Access Time (t<sub>RAC</sub>): MCM32(T)400-50 = 50 ns (Max)
  - MCM32(T)400-60 = 60 ns (Max)
  - MCM32(T)400-70 = 70 ns (Max)
- Low Active Power Dissipation: MCM32(T)400–50 = 5.72 W (Max)
  - MCM32(T)400–60 = 4.84 W (Max) MCM32(T)400–70 = 4.18 W (Max)
- Low Standby Power Dissipation: TTL Levels = 88 mW (Max)
  - CMOS Levels = 44 mW (Max)
- Also Available with Thin TSOP DRAM (MCM32T400)

PIN NAMES								
<u>A0 – A10</u> Address Inputs <u>CAS0 – CAS</u> 3 Column Address Strobe RAS0, RAS2 Row Address Strobe V <sub>CC</sub> Power (+ 5 V)	DQ0 – DQ31 Data Input/Output <u>PD1 – PD4</u> Presence Detect W Read/Write Input VSS Ground							
NC No Connection								

All power supply and ground pins must be connected for proper operation of the device.

#### PIN ASSIGNMENTS

Pin	Name	Pin	Name	Pin	Name	Pin	Name	Pin	Name	Pin	Name
1	V <sub>SS</sub>	13	A1	25	DQ22	37	NC	49	DQ8	61	DQ13
2	DQ0	14	A2	26	DQ7	38	NC	50	DQ24	62	DQ30
3	DQ16	15	A3	27	DQ23	39	VSS	51	DQ9	63	DQ14
4	DQ1	16	A4	28	A7	40	CAS0	52	DQ25	64	DQ31
5	DQ17	17	A5	29	NC	41	CAS2	53	DQ10	65	DQ15
6	DQ2	18	A6	30	VCC	42	CAS3	54	DQ26	66	NC
7	DQ18	19	A10	31	A8	43	CAS1	55	DQ11	67	PD1
8	DQ3	20	DQ4	32	A9	44	RAS0	56	DQ27	68	PD2
9	DQ19	21	DQ20	33	NC	45	NC	57	DQ12	69	PD3
10	VCC	22	DQ5	34	RAS2	46	NC	58	DQ28	70	PD4
11	NC	23	DQ21	35	NC	47	W	59	VCC	71	NC
12	A0	24	DQ6	36	NC	48	NC	60	DQ29	72	V <sub>SS</sub>

REV 2 9/95









### **BLOCK DIAGRAM**



PRESENCE DETECT PIN OUT								
Pin Name	50 ns	60 ns	70 ns					
PD1 PD2 PD3 PD4	V <sub>SS</sub> NC V <sub>SS</sub> V <sub>SS</sub>	V <sub>SS</sub> NC NC NC	V <sub>SS</sub> NC V <sub>SS</sub> NC					

### ABSOLUTE MAXIMUM RATINGS (See Note)

Rating	Symbol	Value	Unit
Power Supply Voltage	VCC	– 0.5 to + 7	V
Voltage Relative to $V_{SS}$ for Any Pin Except $V_{CC}$	V <sub>in</sub> , V <sub>out</sub>	– 0.5 to + 7	V
Data Output Current	lout	50	mA
Power Dissipation	PD	5.6	W
Operating Temperature Range	TA	0 to + 70	°C
Storage Temperature Range	T <sub>stg</sub>	– 55 to + 125	°C

This device contains circuitry to protect the inputs against damage due to high static voltages or electric fields; however, it is advised that normal precautions be taken to avoid application of any voltage higher than maximum rated voltages to these high–impedance circuits.

NOTE: Permanent device damage may occur if ABSOLUTE MAXIMUM RATINGS are exceeded. Functional operation should be restricted to RECOMMENDED OPER-ATING CONDITIONS. Exposure to higher than recommended voltages for extended periods of time could affect device reliability.

## DC OPERATING CONDITIONS AND CHARACTERISTICS

(V<sub>CC</sub> = 5.0 V  $\pm$  10%, T<sub>A</sub> = 0 to 70°C, Unless Otherwise Noted)

#### **RECOMMENDED OPERATING CONDITIONS** (All voltages referenced to V<sub>SS</sub>)

Parameter	Symbol	Min	Тур	Max	Unit
Supply Voltage (Operating Voltage Range)	VCC	4.5	5.0	5.5	V
	V <sub>SS</sub>	0	0	0	
Logic High Voltage, All Inputs	VIH	2.4	_	V <sub>CC</sub> + 0.5 V	V
Logic Low Voltage, All Inputs	VIL	- 0.5*	-	0.8	V

\* –2.0 V at pulse width  $\leq$  20 ns.

DC CHARACTERISTICS AND SUPPLY CURRENTS (All voltages referenced to V<sub>SS</sub>)

Characteristic	Symbol	Min	Max	Unit	Notes	
V <sub>CC</sub> Power Supply Current	MCM32(T)400–50, t <sub>RC</sub> = 90 ns MCM32(T)400–60, t <sub>RC</sub> = 110 ns MCM32(T)400–70, t <sub>RC</sub> = 130 ns	ICC1		1040 880 760	mA	1, 2
$V_{CC}$ Power Supply Current (Standby) (RAS = CA	s = V <sub>IH</sub> )	ICC2	—	16	mA	
V <sub>CC</sub> Power Sup <u>ply C</u> urrent During RAS–Only Refresh Cycles (CAS = V <sub>IH</sub> )	MCM32(T)400–50, t <sub>RC</sub> = 90 ns MCM32(T)400–60, t <sub>RC</sub> = 110 ns MCM32(T)400–70, t <sub>RC</sub> = 130 ns	ICC3		1040 880 760	mA	1, 2
V <sub>CC</sub> Power Supply Current During Fast Page Mo	de Cycle (RAS = V <sub>IL</sub> ) MCM32(T)400–50, t <sub>RC</sub> = 35 ns MCM32(T)400–60, t <sub>PC</sub> = 40 ns MCM32(T)400–70, t <sub>PC</sub> = 45 ns	I <sub>CC4</sub> (P)		640 560 480	mA	1, 2
$V_{CC}$ Power Supply Current (Standby) (RAS = CA	$V_{CC} = V_{CC} - 0.2 V$	ICC5	—	8.0	mA	
V <sub>CC</sub> Power Supply Current During CAS Before R	AS Refresh Cycle MCM32(T)400–50, t <sub>RC</sub> = 90 ns MCM32(T)400–60, t <sub>RC</sub> = 110 ns MCM32(T)400–70, t <sub>RC</sub> = 130 ns	ICC6		1040 880 760	mA	1
Input Leakage Current (0 V $\leq$ V <sub>in</sub> $\leq$ V <sub>CC</sub> )		l <sub>lkg(l)</sub>	- 80	80	μΑ	
Output Leakage Current (0 V $\leq$ V <sub>OUt</sub> $\leq$ V <sub>CC</sub> , Outp	l <sub>lkg(O)</sub>	- 10	10	μA		
Output High Voltage ( $I_{OH} = -5 \text{ mA}$ )	VOH	2.4	_	V		
Output Low Voltage (I <sub>OL</sub> = 4.2 mA)		VOL	—	0.4	V	

NOTES:

1. Current is a function of cycle rate and output <u>loading;</u> maximum currents are specified cycle time (minimum) with the output open.

2. Address may be changed once or less while RAS =  $V_{IL}$ . In the case of  $I_{CC4}$ , it can be changed once or less during  $t_{PC}$ .

**CAPACITANCE** (f = 1.0 MHz,  $T_A = 25^{\circ}C$ ,  $V_{CC} = 5$  V, Periodically Sampled Rather Than 100% Tested)

Characteristic		Symbol	Max	Unit
Input Capacitance	A0 – A <u>10</u>	C <sub>in</sub>	50	pF
			66 38	
	CAS0 – CAS3		24	
I/O Capacitance $\overline{(CAS)} = V_{IH}$ to Disable Output)	DQ0 – DQ31	C <sub>I/O</sub>	17	pF

NOTE: Capacitance measured with a Boonton Meter or effective capacitance calculated from the equation:  $C = I \Delta t / \Delta V$ .

## **16M FAMILY AC OPERATING CONDITIONS AND CHARACTERISTICS**

(V<sub>CC</sub> = 5.0 V  $\pm$  10%, T<sub>A</sub> = 0 to 70°C, Unless Otherwise Noted)

## ALL DEVICES: READ AND WRITE CYCLES (See Notes 1, 2, 3, and 4)

	Symbol		MCM32(	MCM32(T)400-50		MCM32(T)400-60		MCM32(T)400-70		
Parameter	Std	Alt	Min	Max	Min	Max	Min	Max	Unit	Notes
Random Read or Write Cycle Time	<sup>t</sup> RELREL	<sup>t</sup> RC	90	-	110	-	130	—	ns	5
Access Time from RAS	<sup>t</sup> RELQV	<sup>t</sup> RAC	—	50	—	60	—	70	ns	6, 7
Access Time from CAS	<sup>t</sup> CELQV	<sup>t</sup> CAC	—	13	—	15	—	20	ns	6, 8
Access Time from Column Address	<sup>t</sup> AVQV	<sup>t</sup> AA	-	25	-	30	—	35	ns	6, 9
Access Time from Precharge CAS	<sup>t</sup> CEHQV	<sup>t</sup> CPA	-	30	-	35	—	40	ns	6
CAS to Output in Low–Z	<sup>t</sup> CELQX	<sup>t</sup> CLZ	0	—	0	—	0	—	ns	6
Output Buffer and Turn–Off Delay	<sup>t</sup> CEHQZ	<sup>t</sup> OFF	0	13	0	15	0	15	ns	10
Transition Time (Rise and Fall)	ťт	tT	3	50	3	50	3	50	ns	
RAS Precharge Time	<sup>t</sup> REHREL	<sup>t</sup> RP	30	—	40	—	50	—	ns	
RAS Pulse Width	<sup>t</sup> RELREH	<sup>t</sup> RAS	50	10 k	60	10 k	70	10 k	ns	
RAS Hold Time	<sup>t</sup> CELREH	<sup>t</sup> RSH	13	—	15	_	20	—	ns	
CAS Hold Time	<sup>t</sup> RELCEH	<sup>t</sup> CSH	50	—	60	—	70	—	ns	
CAS Precharge to RAS Hold Time	<sup>t</sup> CEHREH	<sup>t</sup> RHCP	30	-	35	-	40	—	ns	
CAS Pulse Width	<sup>t</sup> CELCEH	<sup>t</sup> CAS	13	10 k	15	10 k	20	10 k	ns	
RAS to CAS Delay Time	<sup>t</sup> RELCEL	<sup>t</sup> RCD	17	37	20	45	20	50	ns	11
RAS to Column Address Delay Time	<sup>t</sup> RELAV	<sup>t</sup> RAD	12	25	15	30	15	35	ns	12
CAS to RAS Precharge Time	<sup>t</sup> CEHREL	<sup>t</sup> CRP	5	—	5	_	5	—	ns	
CAS Precharge Time	<sup>t</sup> CEHCEL	<sup>t</sup> CP	10	—	10	—	10	—	ns	
Row Address Setup Time	<sup>t</sup> AVREL	<sup>t</sup> ASR	0	—	0	—	0	—	ns	
Row Address Hold Time	<sup>t</sup> RELAX	<sup>t</sup> RAH	7	—	10	—	10	—	ns	
Column Address Setup Time	<sup>t</sup> AVCEL	<sup>t</sup> ASC	0	—	0	_	0	—	ns	
Column Address Hold Time	<sup>t</sup> CELAX	<sup>t</sup> CAH	10	_	10	-	15	—	ns	
Column Address to RAS Lead Time	<sup>t</sup> AVREH	<sup>t</sup> RAL	25	-	30	-	35	_	ns	
Read Command Setup Time	<sup>t</sup> WHCEL	<sup>t</sup> RCS	0	_	0		0	—	ns	

1. VIH (min) and VIL (max) are reference levels for measuring timing of input signals. Transition times are measured between VIH and VIL.

2. An initial pause of 200 µs is required after power-up followed by 8 RAS cycles before proper device operation is guaranteed.

3. The transition time specification applies for all input signals. In addition to meeting the transition rate specification, all input signals must transition between VIH and VIL (or between VIL and VIH) in a monotonic manner.

4. AC measurements  $t_T = 5.0$  ns.

5. The specification for t<sub>RC</sub> (min) is used only to indicate cycle time at which proper operation over the full temperature range ( $0^{\circ}C \le T_A$  $\leq$  70°C) is ensured.

6. Measured with a current load equivalent to 2 TTL (-200 μA, + 4 mA) loads and 100 pF with the data output trip points set at VOH = 2.0 V and  $V_{OL} = 0.8 V.$ 

7. Assumes that  $t_{RCD} \leq t_{RCD}$  (max).

8. Assumes that  $t_{RCD} \ge t_{RCD}$  (max).

9. Assumes that  $t_{RAD} \ge t_{RAD}$  (max).

10. tOFF (max) defines the time at which the output achieves the open circuit condition and is not referenced to output voltage levels.

11. Operation within the tRCD (max) limit ensures that tRAC (max) can be met. tRCD (max) is specified as a reference point only; if tRCD is greater than the specified  $t_{RCD}$  (max) limit, then access time is controlled exclusively by  $t_{CAC}$ .

12. Operation within the tRAD (max) limit ensures that tRAC (max) can be met. tRAD (max) is specified as a reference point only; if tRAD is greater than the specified  $t_{RAD}$  (max), then access time is controlled exclusively by  $t_{AA}$ .

### ALL DEVICES: READ AND WRITE CYCLES (Continued)

	Symbol		MCM32(T)400-50		MCM32(T)400-60		MCM32(T)400-70			
Parameter	Std	Alt	Min	Мах	Min	Max	Min	Max	Unit	Notes
Read Comman <u>d Ho</u> ld Time Referenced to CAS	<sup>t</sup> CEHWX	<sup>t</sup> RCH	0	—	0	—	0	-	ns	13
Read Comman <u>d Ho</u> ld Time Referenced to RAS	<sup>t</sup> REHWX	<sup>t</sup> RRH	0	—	0	—	0	-	ns	13
Write Comman <u>d Ho</u> ld Time Referenced to CAS	<sup>t</sup> CELWH	tWCH	10	—	10	—	15	-	ns	
Write Command Pulse Width	tWLWH	tWP	10	—	10	—	15	—	ns	
Write Command to RAS Lead Time	<sup>t</sup> WLREH	<sup>t</sup> RWL	15	—	15	—	20	-	ns	
Write Command to CAS Lead Time	<sup>t</sup> WLCEH	<sup>t</sup> CWL	15		15	—	20	-	ns	
Data In Setup Time	<sup>t</sup> DVCEL	<sup>t</sup> DS	0	-	0	-	0	- 1	ns	14
Data In Hold Time	<sup>t</sup> CELDX	<sup>t</sup> DH	10	-	10	-	15	- 1	ns	14
Write Command Setup Time	<sup>t</sup> WLCEL	tWCS	0	—	0	—	0	—	ns	15
Refresh Period	<sup>t</sup> RVRV	<sup>t</sup> RFSH	—	32	—	32	—	32	ms	
CAS Setup Time for CAS Before RAS Refresh	<sup>t</sup> RELCEL	<sup>t</sup> CSR	5	—	5	—	5	-	ns	
CAS Hold Time for CAS Before RAS Refresh	<sup>t</sup> RELCEH	<sup>t</sup> CHR	10		10	—	10	-	ns	
RAS Precharge to CAS Active Time	<sup>t</sup> REHCEL	<sup>t</sup> RPC	5	—	5	—	5	-	ns	
CAS Precharge Time for CAS Before RAS Counter Time	<sup>t</sup> CEHCEL	<sup>t</sup> CPT	20		20	—	20	-	ns	
Write Command Setup Time (Test Mode)	<sup>t</sup> WLREL	tWTS	10		10	_	10	-	ns	
Write Command Hold Time (Test Mode)	<sup>t</sup> RELWH	tWTH	10	—	10	—	10	-	ns	
Write to RAS Precharge Time (CAS Before RAS Refresh)	<sup>t</sup> WHREL	tWRP	10	_	10	_	10	_	ns	
Write to <u>RAS</u> Hold Time (CAS Before RAS Refresh)	<sup>t</sup> RELWL	<sup>t</sup> WRH	10	_	10	_	10	_	ns	
Fast Page Mode Cycle Time	<sup>t</sup> CELCEL	tPC	35	—	40	—	45	—	ns	
CAS Precharge to RAS Hold Time (Fast Page Mode)	<sup>t</sup> CEHREH	<sup>t</sup> RHCP	30		35	_	40	_	ns	
RAS Pulse Width (Fast Page Mode)	<sup>t</sup> RELREH	<sup>t</sup> RASP	50	200 k	60	200 k	70	200 k	ns	

NOTES:

13. Either  $t_{RRH}$  or  $t_{RCH}$  must be satisfied for a read cycle.

14. These parameters are referenced to CAS leading edge in early write cycles and to W leading edge in late write cycles.

15. tWCS is not a restrictive operating parameter. It is included in the data sheet as an electrical characteristic only; if tWCS ≥ tWCS (min), the cycle is an early write cycle and the data out pin will remain open circuit (high impedance) throughout the entire cycle. If this condition is not satisfied, the condition of the data out (at access time) is indeterminate.

## **TIMING DIAGRAMS**

### **READ CYCLE (FAST PAGE MODE)**



EARLY WRITE CYCLE





## FAST PAGE MODE EARLY WRITE CYCLE



RAS-ONLY REFRESH CYCLE (W is Don't Care)



CAS BEFORE RAS REFRESH CYCLE (A0 – A10 are Don't Care)



## HIDDEN REFRESH CYCLE (READ) (FAST PAGE MODE)



## HIDDEN REFRESH CYCLE (EARLY WRITE)



# CAS BEFORE RAS REFRESH COUNTER TEST CYCLE



#### **DEVICE INITIALIZATION**

On power–up, an initial pause of 200 microseconds is required for the internal substrate generator to establish the correct bias voltage. This must be followed by a minimum of eight active cycles of the row address strobe (clock) to initialize all dynamic nodes within the RAM. During an extended inactive state (greater than 32 milliseconds), a wakeup sequence of eight active cycles is necessary to ensure proper operation.

#### ADDRESSING THE RAM

The eleven address pins on the device are time multiplexed at the beginning of a memory cycle by two clocks, row address strobe (RAS) and column address strobe (CAS), into two separate 11-bit address fields. A total of twenty two address bits, eleven rows and eleven columns, will decode one of the 4,194,304 word locations in the device. RAS active transition is followed by CAS active transition (active = VIL, tRCD minimum) for all read or write cycles. The delay between RAS and CAS active transitions, referred to as the **multiplex window**, gives a system designer flexibility in setting up the external addresses into the <u>RAM</u>.

The external CAS signal is ignored until an internal <u>RAS</u> signal is available. This "gat<u>e" fe</u>ature on the external CAS clock enables the internal CAS line as soon as the row address hold time ( $t_{RAH}$ ) specification is met (and defines  $t_{RCD}$  minimum). The multiplex window can be used to absorb skew delays in switching the addr<u>ess</u> bus from row to column addresses and in generating the CAS clock.

<u>There are three other variations in addressing the module:</u> RAS–only refresh cycle, CAS before RAS refresh cycle, and page mode. All are discussed in separate sections that follow.

#### **READ CYCLE**

The DRAM may be read with two different cycles: "normal" random read cycle and fast page mode read cycle. The normal read cycle is outlined here, while the fast page mode cycles are discussed in separate sections.

The normal read cycle begins as described in **ADDRESS-ING THE RAM**, with RAS and CAS active transitions latching the desired bit location. The write (W) input level must be high (VIH), tRCS (minimum) before the CAS or active transition, to enable read mode.

Both the RAS and CAS clocks trigger a sequence of events that are controlled by several delayed internal clocks. The internal clocks are linked in such a manner that the read access time of the device is independent of the address multiplex window.

CAS controls read access time: CAS must be active before or at  $t_{RCD}$  maximum after RAS active transition to guarantee valid data out (Q) at  $t_{RAC}$ . If the  $t_{RCD}$  maximum is exceeded, read access time is determined by the CAS clock active transition ( $t_{CAC}$ ).

#### WRITE CYCLE

The user can write to the DRAM with any of two cycles: early write or fast page mode early write. Early write mode is discussed here, while fast page mode write operation is covered in a separate section.

A write cycle begins as described in ADDRESSING THE RAM. Write mode is enabled by the transition of W to active

(VIL). Minimum active time  $t_{RAS}$  and  $t_{CAS}$ , and precharge time  $t_{RP}$ , apply to write mode, as in the read mode.

An early write cycle is characterized by W active transition at minimum time t<sub>WCS</sub> before CAS active transition. Column address setup and hold times (t<sub>ASC</sub>, t<sub>CAH</sub>) and dat<u>a in (D</u>) setup and hold times (t<sub>DS</sub>, t<sub>DH</sub>) are referenced to CAS in an early write cycle. RAS and CAS clocks must stay active for t<sub>RWL</sub> and t<sub>CWL</sub>, respectively, after the start of the early write operation to complete the cycle.

Q remains in <u>three</u>—state condition throughout an early write <u>cycle</u> because W active transition precedes or coincides with CAS active transition, keeping data—out buffers disabled.

#### PAGE MODE CYCLES

Page mode allows fast successive data operations at all column locations (2048 columns) on a selected row of the 16M module family. Read access time in page mode (t<sub>CAC</sub>) is typically half the regular RAS clock <u>access time</u>, t<sub>RAC</sub>. Page mode operation consists of keeping RAS active while toggling CAS between V<sub>IH</sub> and V<sub>IL</sub>. The row is latched by RAS active transition, while each CAS active transition allows selection of a new column location on the row.

A page mode cycle is initiated by a normal read or write cycle, as described in prior sections. Once the timing requirements for the first cycle are met, CAS transitions to inactive for minimum t<sub>CP</sub>, while RAS remains low (V<sub>IL</sub>). The second CAS active transition while RAS is low initiates the first page mode cycle (t<sub>PC</sub>). Either a read or write operation can be performed in a page mode cycle, subject to the same conditions as in normal operation (previously described). These operations can be intermixed in consecutive page mode cycles and performed in any order. The maximum number of consecutive page mode cycles is limited by t<sub>RASP</sub>. Page mode operation is ended when RAS transitions to inactive, coincident with or following CAS inactive transition.

### **REFRESH CYCLES**

The dynamic RAM design is based on capacitor charge storage for each bit in the array. This charge will tend to degrade with time and temperature. Each bit must be periodically **refreshed** (recharged) to maintain the correct bit state. Bits in the module require refresh every 32 milliseconds.

This is accomplished by cycling through the 2048 row addresses in sequence within the specified refresh time. All the bits on a row are refreshed simultaneously when the row is addressed. Distributed refresh implies a row refresh every 15.6 microseconds for the 16M module family. Burst refresh, a refresh of all rows consecutively, must be performed every 32 milliseconds.

A normal read or write operation to the RAM will refresh all the bits associated with <u>the particular row decoded</u>. Three <u>oth-</u> er methods of refresh, **RAS–only refresh**, **CAS before RAS refresh**, and **hidden refresh** are available on this device for greater system flexibility.

## RAS–Only Refresh

RAS-only refresh consists of RAS transition to active, latching the row address to be refreshed, while CAS remains high (VIH) throughout the cycle. An external counter should be employed to ensure that all rows are refreshed within the specified limit.

## CAS Before RAS Refresh

CAS <u>before</u> RAS refresh is enabled by bringing CAS active before RAS. This clock order activates an internal refresh counter that generates the row address to be refreshed. External address lines are ignored during the automatic refresh cycle. The output buffer remains at the same state it was in during the previous cycle (hidden refresh). W must be inactive for time tWRP before and time tWRH after RAS active transition to prevent switching the device into a **test mode cycle**.

### **Hidden Refresh**

Hidden refresh allows refresh cycles to <u>occur</u> while maintaining valid data at the output pin<u>. Ho</u>lding CAS active at the end of a read or write cycle while RAS cycles inactive for t<sub>RP</sub> and back to active starts the hidd<u>en refresh</u>. This is essentially the execution of a CAS <u>be</u>fore RAS refresh from a cycle in progress (see Figure 1). W is subject to the same conditions with respect to RAS active transition (to prevent test mode entry) as in CAS before RAS refresh.

## CAS BEFORE RAS REFRESH COUNTER TEST

The <u>internal refresh counter of the device can be tested</u> with a **CAS before RAS refresh counter test**. This refresh counter test is performed with read and write operations. During this test, the internal refresh counter generates the row address, while the external address input supplies the column address. The entire array is refreshed after 2048 test cycles. as indicated by the check data written in each row. See CAS before RAS refresh counter test cycle timing diagram.

The test can be performed only after a minimum of **8 CAS** before RAS initialization cycles. The test procedure is as follows:

- 1. Write 0s into all memory cells (normal write mode).
- 2. Select a col<u>umn</u> address, <u>and</u> read 0 out of the cell by performing **CAS before RAS refresh counter test**, **read cycle**. Repeat this operation 2048 times.
- 3. Select a <u>column address, and write 1 into the cell by per-</u> forming **CAS before RAS refresh counter test, write cycle**. Repeat this operation 2048 times.
- 4. Read 1s (normal read mode), which were written at step three.
- Using the same starting column address as in step two, read 1 out and write 0 into the cell by performing the CAS before RAS refresh counter test, read and write cycles. Repeat this operation 2048 times.
- 6. Read 0s which were written in step five in normal read mode.
- 7. Repeat steps one through six using complement data.



## PACKAGE DIMENSIONS

ASH PACKAGE (SOJ) SIMM MODULE CASE 866-02 MCM32400



 NOTES:

 1. DIMENSIONING AND TOLERANCING PER ANSI Y14.5M, 1982.

 2. CONTROLLING DIMENSION: INCH.

 3. CARD THICKNESS APPLIES ACROSS TABS AND INCLUDES PLATING AND/OR METALIZATION.

	MILLIM	ETERS	INC	HES	
DIM	MIN	MAX	MIN	MAX	
Α	107.82	108.08	4.245	4.255	
В	25.27	25.53	0.995	1.005	
С	—	9.14	_	0.360	
D	1.02	1.07	0.040	0.042	
F	3.18	BSC	0.125	BSC	
G	1.27	BSC	0.050	BSC	
Н	-	0.25	-	0.010	
J	1.19	1.37	0.047	0.054	
Κ	0.25	_	0.100	_	
L	44.45	REF	1.750 REF		
М	1.90	2.16	0.075	0.085	
Ν	10.16	BSC	0.400	BSC	
Р	3.18	-	0.125	-	
Q	3.12	3.22	0.123	0.127	
R	6.22	6.48	0.245	0.255	
S	5.72	-	0.225	-	
U	101.19	BSC	3.984	BSC	
٧	—	5.28	-	0.208	
W	1.12	—	0.044	—	
Х	1.52	1.63	0.060	0.064	

#### ASH PACKAGE (TSOP) SIMM MODULE CASE 866H-01 MCM32T400



2X ØQ

 $\oplus | \emptyset 0.006 (0.15) \otimes | T | Y | X \otimes$ 

72X D  $\oplus$ 

70X G

0.004 (0.10) L T Y X S

72X H

72X K



NOTES

1. DIMENSIONING AND TOLERANCING PER ANSI Y14.5M, 1982.

- 2 CONTROLLING DIMENSION: INCH
- CONTROLLING DIMENSION, INC.
   CARD THICKNESS APPLIES ACROSS TABS AND
   INCLUDES PLATING AND/OR METALIZATION.
   DIMENSIONS C AND S DEFINE A DOUBLE–SIDED
- MODULE. DIMENSION V DEFINES OPTIONAL

5. SINGLE-SIDED MODULE.

INC	HES	MILLIN	IETERS							
MIN	MAX	MIN	MAX							
4.245	4.255	107.82	108.08							
0.995	1.005	25.27	25.53							
	0.157		4.00							
0.040	0.042	1.02	1.07							
0.125	BSC	3.18	BSC							
0.050	BSC	1.27	BSC							
	0.010		0.25							
0.047	0.053	1.19	1.35							
0.100		2.54								
1.750	REF	44.45	5 REF							
0.075	0.085	1.91	2.16							
0.400	BSC	10.16	BSC							
0.125		3.18								
0.123	0.127	3.12	3.23							
0.245	0.255	6.22	6.48							
0.225		5.72								
0.060	0.064	1.52	1.63							
3.984 BSC		101.19 BSC								
	0.106		2.70							
0.044		1.12								
0.060	0.064	1.52	1.63							
	MIN           4.245           0.995              0.040           0.125           0.047           0.100           1.750           0.047           0.125           0.245           0.225           0.660           3.984              0.044	4.245         4.255           0.995         1.005            0.157           0.040         0.042           0.125         BSC            0.010           0.047         0.053           0.100            1.750         REF           0.075         0.085           0.400         BSC           0.123         0.127           0.123         0.127           0.245            0.123         0.127           0.245            0.060         0.064           3.984         BSC            0.106           0.044	$\begin{array}{ c c c c c c c c c c c c c c c c c c c$							

Motorola reserves the right to make changes without further notice to any products herein. Motorola makes no warranty, representation or guarantee regarding the suitability of its products for any particular purpose, nor does Motorola assume any liability arising out of the application or use of any product or circuit, and specifically disclaims any and all liability, including without limitation consequential or incidental damages. "Typical" parameters can and do vary in different applications. All operating parameters, including "Typicals" must be validated for each customer application by customer's technical experts. Motorola does not convey any license under its patent rights nor the rights of others. Motorola products are not designed, intended, or authorized for use as components in systems intended for surgical implant into the body, or other applications intended to support or sustain life, or for any other application in which the failure of the Motorola product could create a situation where personal injury or death may occur. Should Buyer purchase or use Motorola products for any such unintended or unauthorized application, Buyer shall indemnify and hold Motorola and its officers, employees, subsidiaries, affiliates, and distributors harmless against all claims, costs, damages, and expenses, and reasonable attorney fees arising out of, directly or indirectly, any claim of personal injury or death associated with such unintended or unauthorized use, even if such claim alleges that Motorola was negligent regarding the design or manufacture of the part. Motorola and 🤚 are registered trademarks of Motorola, Inc. Motorola, Inc. is an Equal Opportunity/Affirmative Action Employer.

#### How to reach us:

USA/EUROPE: Motorola Literature Distribution; P.O. Box 20912; Phoenix, Arizona 85036. 1-800-441-2447

2X W

2X

R T

**VIEW AA** 

JAPAN: Nippon Motorola Ltd.; Tatsumi-SPD-JLDC, Toshikatsu Otsuki, 6F Seibu-Butsuryu-Center, 3-14-2 Tatsumi Koto-Ku, Tokyo 135, Japan. 03-3521-8315

MFAX: RMFAX0@email.sps.mot.com - TOUCHTONE (602) 244-6609 INTERNET: http://Design-NET.com

 $\Diamond$ 

HONG KONG: Motorola Semiconductors H.K. Ltd.; 8B Tai Ping Industrial Park, 51 Ting Kok Road, Tai Po, N.T., Hong Kong. 852-26629298



