

## Advance Information

# 1M x 32 Bit Fast Static RAM Module

The MCM321024 is an 32M bit static random access memory module organized as 1,048,576 words of 32 bits. The module is a 72-lead single in-line memory module (SIMM) consisting of eight MCM6249 fast static RAMs packaged in 32-lead SOJ packages and mounted on a printed circuit board along with sixteen decoupling capacitors.

The MCM6249 is a high-performance CMOS fast static RAM organized as 1,048,576 words of 4 bits, fabricated using high-performance silicon-gate CMOS technology. Static design eliminates the need for external clocks or timing strobes, while CMOS circuitry reduces power consumption and provides for greater reliability.

The MCM321024 is equipped with output enable ( $\overline{G}$ ) and four separate byte enable ( $\overline{E1} - \overline{E4}$ ) inputs, allowing for greater system flexibility. The  $\overline{G}$  input, when high, will force the outputs to high impedance.  $\overline{E1}$  high will do the same for byte x.

PD0 – PD3 are reserved for density identification. PD0 and PD2 are connected to ground. These pins can be used to identify the density of the memory module.

- Single 5 V  $\pm$  10% Power Supply
- Fast Access Time: 20/25 ns
- Three-State Outputs
- Fully TTL Compatible
- JEDEC Standard Pinout
- Power Requirement: 1520/1400 mA Maximum, Active AC
- High Board Density SIMM Package
- Byte Operation: Four Separate Chip Enables, One for Each Byte (Eight Bits)
- High Quality Six-Layer FR4 PWB with Separate Internal Power and Ground Planes
- Incorporates Motorola's State-of-the-Art Fast Static RAMs

PIN NAMES	
A0 – A19	Address Inputs
$\overline{W}$	Write Enable
$\overline{G}$	Output Enable
$\overline{E1} - \overline{E4}$	Byte Enables
DQ0 – DQ31	Data Input/Output
VCC	+ 5 V Power Supply
VSS	Ground
PD0 – PD3	Package Density
NC	No Connect

For proper operation of the device, VSS must be connected to ground.


## MCM321024

### PIN ASSIGNMENT TOP VIEW 72 LEAD SIMM — CASE TBD

NC	2	1	NC
PD3	4	3	PD2
PD0	6	5	VSS
DQ0	8	7	PD1
DQ1	10	9	DQ8
DQ2	12	11	DQ9
DQ3	14	13	DQ10
VCC	16	15	DQ11
A7	18	17	A0
A8	20	19	A1
A9	22	21	A2
DQ4	24	23	DQ12
DQ5	26	25	DQ13
DQ6	28	27	DQ14
DQ7	30	29	DQ15
$\overline{W}$	32	31	VSS
A14	34	33	A15
$\overline{E1}$	36	35	$\overline{E2}$
$\overline{E3}$	38	37	$\overline{E4}$
A16	40	39	A17
VSS	42	41	$\overline{G}$
DQ16	44	43	DQ24
DQ17	46	45	DQ25
DQ18	48	47	DQ26
DQ19	50	49	DQ27
A10	52	51	A3
A11	54	53	A4
A12	56	55	A5
A13	58	57	VCC
DQ20	60	59	A6
DQ21	62	61	DQ28
DQ22	64	63	DQ29
DQ23	66	65	DQ30
VSS	68	67	DQ31
A19	70	69	A18
NC	72	71	NC

This document contains information on a new product. Specifications and information herein are subject to change without notice.

**FUNCTIONAL BLOCK DIAGRAM**  
**1M x 32 MEMORY MODULE**



## TRUTH TABLE

Ex	G	W	Mode	V <sub>CC</sub> Current	Output	Cycle
H	X	X	Not Selected	I <sub>SB1</sub> or I <sub>SB2</sub>	High-Z	—
L	H	H	Read	I <sub>CCA</sub>	High-Z	—
L	L	H	Read	I <sub>CCA</sub>	D <sub>out</sub>	Read Cycle
L	X	L	Write	I <sub>CCA</sub>	D <sub>in</sub>	Write Cycle

## ABSOLUTE MAXIMUM RATINGS (Voltages referenced to V<sub>SS</sub> = 0 V)

Rating	Symbol	Value	Unit
Power Supply Voltage	V <sub>CC</sub>	– 0.5 to 7.0	V
Voltage Relative to V <sub>SS</sub>	V <sub>in</sub> , V <sub>out</sub>	– 0.5 to V <sub>CC</sub> + 0.5	V
Output Current (per I/O)	I <sub>out</sub>	± 30	mA
Power Dissipation	P <sub>D</sub>	8.0	W
Temperature Under Bias	T <sub>bias</sub>	– 10 to + 85	°C
Operating Temperature	T <sub>A</sub>	0 to + 70	°C
Storage Temperature	T <sub>stg</sub>	– 25 to + 125	°C

NOTE: Permanent device damage may occur if ABSOLUTE MAXIMUM RATINGS are exceeded. Functional operation should be restricted to RECOMMENDED OPERATING CONDITIONS. Exposure to higher than recommended voltages for extended periods of time could affect device reliability.

The devices on this module contain circuitry to protect the inputs against damage due to high static voltages or electric fields; however, it is advised that normal precautions be taken to avoid application of any voltage higher than maximum rated voltages to these high impedance circuits.

These CMOS memory circuits have been designed to meet the dc and ac specifications shown in the tables, after thermal equilibrium has been established. The module is in a test socket or mounted on a printed circuit board and transverse air flow of at least 500 linear feet per minute is maintained.

## DC OPERATING CONDITIONS AND CHARACTERISTICS

(V<sub>CC</sub> = 5.0 V ± 10%, T<sub>A</sub> = 0 to + 70°C, Unless Otherwise Noted)

## RECOMMENDED OPERATING CONDITIONS (Voltages referenced to V<sub>SS</sub> = 0 V)

Parameter	Symbol	Min	Typ	Max	Unit
Supply Voltage (Operating Voltage Range)	V <sub>CC</sub>	4.5	5.0	5.5	V
Input High Voltage	V <sub>IH</sub>	2.2	—	V <sub>CC</sub> + 0.3*	V
Input Low Voltage	V <sub>IL</sub>	– 0.5**	—	0.8	V

\* V<sub>IH</sub> (max) = V<sub>CC</sub> + 0.3 V dc; V<sub>IH</sub> (max) = V<sub>CC</sub> + 2 V ac (pulse width ≤ 20 ns)

\*\* V<sub>IL</sub> (min) = – 3.0 V ac (pulse width ≤ 20 ns)

## DC CHARACTERISTICS

Parameter	Symbol	Min	Typ	Max	Unit
Input Leakage Current (All Inputs, V <sub>in</sub> = 0 to V <sub>CC</sub> )	I <sub>lkg(I)</sub>	—	—	± 8	μA
Output Leakage Current ( $\bar{G}$ , $\bar{E}x = V_{IH}$ , V <sub>out</sub> = 0 to V <sub>CC</sub> )	I <sub>lkg(O)</sub>	—	—	± 8	μA
AC Active Supply Current ( $\bar{G}$ , $\bar{E}x = V_{IL}$ , I <sub>out</sub> = 0 mA, MCM321024–20: t <sub>AVAV</sub> = 20 ns Cycle time ≥ t <sub>AVAV</sub> min)	I <sub>CCA</sub>	—	1440 1320	1520 1400	mA
AC Standby Current ( $\bar{E}x = V_{IH}$ , Cycle time ≥ t <sub>AVAV</sub> min)	I <sub>SB1</sub>	—	400	480	mA
CMOS Standby Current ( $\bar{E}x \geq V_{CC} - 0.2$ V, All Inputs ≥ V <sub>CC</sub> – 0.2 V or ≤ 0.2 V)	I <sub>SB2</sub>	—	80	120	mA
Output Low Voltage (I <sub>OL</sub> = + 8.0 mA)	V <sub>OL</sub>	—	—	0.4	V
Output High Voltage (I <sub>OH</sub> = – 4.0 mA)	V <sub>OH</sub>	2.4	—	—	V

NOTE: Good decoupling of the local power supply should always be used.

## CAPACITANCE (f = 1.0 MHz, dV = 3.0 V, T<sub>A</sub> = 25°C, Periodically Sampled Rather Than 100% Tested)

Characteristic	Symbol	Typ	Max	Unit
Input Capacitance (All pins except DQ0 – DQ31, $\bar{W}$ , $\bar{G}$ , and $\bar{E}1 - \bar{E}4$ )	C <sub>in</sub>	32 10 40	48 14 64	pF
Input/Output Capacitance (DQ0 – DQ31)	C <sub>out</sub>	8	9	pF

## AC OPERATING CONDITIONS AND CHARACTERISTICS

( $V_{CC} = 5.0 \text{ V} \pm 10\%$ ,  $T_A = 0 \text{ to } +70^\circ\text{C}$ , Unless Otherwise Noted)

Input Timing Measurement Reference Level ..... 1.5 V  
Output Timing Reference Level ..... 1.5 V  
Input Pulse Levels ..... 0 to 3.0 V

Output Load ..... See Figure 1A Unless Otherwise Noted  
Input Rise/Fall Time ..... 3 ns

### READ CYCLE TIMING (See Notes 1 and 2)

Parameter	Symbol	MCM321024–20		MCM321024–25		Unit	Notes
		Min	Max	Min	Max		
Read Cycle Time	$t_{AVAV}$	20	—	25	—	ns	3
Address Access Time	$t_{AVQV}$	—	20	—	25	ns	
Enable Access Time	$t_{ELQV}$	—	20	—	25	ns	
Output Enable Access Time	$t_{GLQV}$	—	7	—	9	ns	
Output Hold from Address Change	$t_{AXQX}$	5	—	5	—	ns	
Enable Low to Output Active	$t_{ELQX}$	5	—	5	—	ns	4,5,6
Output Enable to Output Active	$t_{GLQX}$	0	—	0	—	ns	4,5,6
Enable High to Output High–Z	$t_{EHQZ}$	0	9	0	10	ns	4,5,6
Output Enable High to Output High–Z	$t_{GHQZ}$	0	9	0	10	ns	4,5,6
Power Up Time	$t_{ELICCH}$	0	—	0	—	ns	
Power Down Time	$t_{EHICCL}$	—	20	—	25	ns	

#### NOTES:

1.  $\bar{W}$  is high for read cycle.
2.  $\bar{E}1 - \bar{E}4$  are represented by  $\bar{E}$  in these timing specifications, any combination of  $\bar{E}$ s may be asserted.
3. All read cycle timing is referenced from the last valid address to the first transitioning address.
4. At any given voltage and temperature,  $t_{EHQZ}$  max is less than  $t_{ELQX}$  min, and  $t_{GHQZ}$  max is less than  $t_{GLQX}$  min, both for a given device and from device to device.
5. Transition is measured  $\pm 500 \text{ mV}$  from steady-state voltage with load of Figure 1B.
6. This parameter is sampled and not 100% tested.
7. Device is continuously selected ( $\bar{E} = V_{IL}$ ,  $\bar{G} = V_{IL}$ ). See Read Cycle 1.

### AC TEST LOADS




Figure 1A





Figure 1B


### TIMING LIMITS

The table of timing values shows either a minimum or a maximum limit for each parameter. Input requirements are specified from the external system point of view. Thus, address setup time is shown as a minimum since the system must supply at least that much time (even though most devices do not require it). On the other hand, responses from the memory are specified from the device point of view. Thus, the access time is shown as a maximum since the device never provides data later than that time.

### READ CYCLE 1 (See Note 7 Above)



### READ CYCLE 2 (See Note)



NOTE: Addresses valid prior to or coincident with  $\bar{E}$  going low.


# **WRITE CYCLE 1** ( $\overline{W}$ Controlled, See Notes 1 and 2)

Parameter	Symbol	MCM321024–20		MCM321024–25		Unit	Notes
		Min	Max	Min	Max		
Write Cycle Time	$t_{AVAV}$	20	—	25	—	ns	3
Address Setup Time	$t_{AVWL}$	0	—	0	—	ns	
Address Valid to End of Write	$t_{AVWH}$	15	—	17	—	ns	
Write Pulse Width	$t_{WLWH}$ , $t_{WLEH}$	15	—	17	—	ns	
Data Valid to End of Write	$t_{DVWH}$	10	—	10	—	ns	
Data Hold Time	$t_{WDHX}$	0	—	0	—	ns	
Write Low to Data High–Z	$t_{WLQZ}$	0	9	0	10	ns	4,5,6
Write High to Output Active	$t_{WHQX}$	5	—	5	—	ns	4,5,6
Write Recovery Time	$t_{WHAX}$	0	—	0	—	ns	

## NOTES:

1. A write occurs during the overlap of  $\overline{E}$  low and  $\overline{W}$  low.
2.  $\overline{E}1 - \overline{E}4$  are represented by  $\overline{E}$  in these timing specifications, any combination of  $\overline{E}x$ s may be asserted.  $\overline{G}$  is a don't care when  $\overline{W}$  is low.
3. All write cycle timing is referenced from the last valid address to the first transitioning address.
4. Transition is measured  $\pm 500$  mV from steady-state voltage with load of Figure 1B.
5. This parameter is sampled and not 100% tested.
6. At any given voltage and temperature,  $t_{WLQZ}$  max is less than  $t_{WHQX}$  min both for a given device and from device to device.

## **WRITE CYCLE 1**




# **WRITE CYCLE 2** ( $\overline{E}$ Controlled, See Notes 1 and 2)

Parameter	Symbol	MCM321024–20		MCM321024–25		Unit	Notes
		Min	Max	Min	Max		
Write Cycle Time	$t_{AVAV}$	20	—	25	—	ns	3
Address Setup Time	$t_{AVEL}$	0	—	0	—	ns	
Address Valid to End of Write	$t_{AVEH}$	15	—	17	—	ns	
Enable to End of Write	$t_{ELEH}$	15	—	17	—	ns	4,5
Enable to End of Write	$t_{ELWH}$	15	—	17	—	ns	
Write Pulse Width	$t_{WLEH}$	15	—	17	—	ns	
Data Valid to End of Write	$t_{DVEH}$	10	—	10	—	ns	
Data Hold Time	$t_{EHDX}$	0	—	0	—	ns	
Write Recovery Time	$t_{EHAX}$	0	—	0	—	ns	


## NOTES:

1. A write occurs during the overlap of  $\overline{E}$  low and  $\overline{W}$  low.
2.  $E1 - E4$  are represented by  $\overline{E}$  in these timing specifications, any combination of  $\overline{E}x$ s may be asserted.  $\overline{G}$  is a don't care when  $\overline{W}$  is low.
3. All write cycle timing is referenced from the last valid address to the first transitioning address.
4. If  $\overline{E}$  goes low coincident with or after  $\overline{W}$  goes low, the output will remain in a high impedance condition.
5. If  $\overline{E}$  goes high coincident with or before  $\overline{W}$  goes high, the output will remain in a high impedance condition.


## **WRITE CYCLE 2**



## **ORDERING INFORMATION** (Order by Full Part Number)



Full Part Numbers — MCM321024SG20    MCM321024SG25

Motorola reserves the right to make changes without further notice to any products herein. Motorola makes no warranty, representation or guarantee regarding the suitability of its products for any particular purpose, nor does Motorola assume any liability arising out of the application or use of any product or circuit, and specifically disclaims any and all liability, including without limitation consequential or incidental damages. "Typical" parameters can and do vary in different applications. All operating parameters, including "Typicals" must be validated for each customer application by customer's technical experts. Motorola does not convey any license under its patent rights nor the rights of others. Motorola products are not designed, intended, or authorized for use as components in systems intended for surgical implant into the body, or other applications intended to support or sustain life, or for any other application in which the failure of the Motorola product could create a situation where personal injury or death may occur. Should Buyer purchase or use Motorola products for any such unintended or unauthorized application, Buyer shall indemnify and hold Motorola and its officers, employees, subsidiaries, affiliates, and distributors harmless against all claims, costs, damages, and expenses, and reasonable attorney fees arising out of, directly or indirectly, any claim of personal injury or death associated with such unintended or unauthorized use, even if such claim alleges that Motorola was negligent regarding the design or manufacture of the part. Motorola and  are registered trademarks of Motorola, Inc. Motorola, Inc. is an Equal Opportunity/Affirmative Action Employer.

**Literature Distribution Centers:**

USA: Motorola Literature Distribution; P.O. Box 20912; Phoenix, Arizona 85036.

JAPAN: Nippon Motorola Ltd.; 4-32-1, Nishi-Gotanda, Shinagawa-ku, Tokyo 141, Japan.

ASIA PACIFIC: Motorola Semiconductors H.K. Ltd.; Silicon Harbour Center, No. 2 Dai King Street, Tai Po Industrial Estate, Tai Po, N.T., Hong Kong.



MCM321024/D

