Successive Approximation Registers

The MC14549B and MC14559B successive approximation registers are 8-bit registers providing all the digital control and storage necessary for successive approximation analog-to-digital conversion systems. These parts differ in only one control input. The Master Reset (MR) on the MC14549B is required in the cascaded mode when more than 8 bits are desired. The Feed Forward (FF) of the MC14559B is used for register shortening where End-of-Conversion (EOC) is required after less than eight cvcles.

Applications for the MC14549B and MC14559B include analog-to-digital conversion, with serial and parallel outputs.

- **Totally Synchronous Operation**
- All Outputs Buffered ٠
- Single Supply Operation ٠
- Serial Output
- Retriggerable
- Compatible with a Variety of Digital and Analog Systems such as the MC1408 8-Bit D/A Converter
- All Control Inputs Positive–Edge Triggered
- Supply Voltage Range = 3.0 Vdc to 18 Vdc
- Capable of Driving Two Low–Power TTL Loads, One Low–Power Schottky TTL Load or Two HTL Loads Over the Rated Temperature Range
- Chip Complexity: 488 FETs or 122 Equivalent Gates

MAXIMUM RATINGS* (Voltages referenced to VSS)

·			
Rating	Symbol	Value	Unit
DC Supply Voltage	V _{DD}	– 0.5 to + 18	Vdc
Input Voltage, All Inputs	Vin	– 0.5 to V _{DD} + 0.5	Vdc
DC Input Current, per Pin	l _{in}	± 10	mAdc
Power Dissipation, per Package†	PD	500	mW
Operating Temperature Range	TA	– 55 to + 125	°C
Storage Temperature Range	T _{stg}	– 65 to + 150	°C

* Maximum Ratings are those values beyond which damage to the device may occur. *†*Temperature Derating:

"P and D/DW" Packages: - 7.0 mW/C From 65°C To 125°C Ceramic

"L" Packages: - 12 mW/°C From 100°C To 125°C



TRUTH TABLES MC14559B SC(t-1)

Х

0

1

0

х

Х

SC

Х

1

Х

0

0

1

EOC Clock

∖_

Δ

Δ

Х

0

0

0

1

1

Action

Conversion

Conversion

Retain Conversion Result

Start Conversion

Continue Conversion Continue

None

Start

			MC14549)B	into ini iz
SC	SC(_{t-1})	MR	MR(_{t-1})	Clock	Action
Х	Х	Х	Х	\sim	None
Х	Х	1	Х	$ \$	Reset
1	0	0	0	7	Start Conversion
1	Х	0	1	$\$	Start Conversion
1	1	0	0		Continue Conversion
0	Х	0	Х	٦	Continue Previous Operation

X = Don't Care t-1 = State at Previous Clock \bot

REV 3



MC14549B

PI	PIN ASSIGNMENT								
Q4 [1●	16	□ v _{dd}						
Q5 [2	15] Q3						
Q6 [3	14] Q2						
Q7 [4	13] Q1						
S _{out} [5	12] Q0						
DC	6	11] EOC						
СЦ	7	10] *						
vss C	8	9] sc						
*									

* For MC14549B Pin 10 is MR input. For MC14559B Pin 10 is FF input.

1/94

ELECTRICAL CHARACTERISTICS (Voltages Referenced to VSS)

		V _{DD}	- 5	5°C		25°C 125°C		S°C		
Characteristic	Symbol	Vdc	Min	Max	Min	Typ #	Max	Min	Max	Unit
Output Voltage "0" Level V _{in} = V _{DD} or 0	VOL	5.0 10 15	_ _ _	0.05 0.05 0.05	_ _ _	0 0 0	0.05 0.05 0.05	_ _ _	0.05 0.05 0.05	Vdc
"1" Level V _{in} = 0 or V _{DD}	VOH	5.0 10 15	4.95 9.95 14.95		4.95 9.95 14.95	5.0 10 15		4.95 9.95 14.95		Vdc
Input Voltage # "0" Level $(V_O = 4.5 \text{ or } 0.5 \text{ Vdc})$ $(V_O = 9.0 \text{ or } 1.0 \text{ Vdc})$ $(V_O = 13.5 \text{ or } 1.5 \text{ Vdc})$	VIL	5.0 10 15		1.5 3.0 4.0		2.25 4.50 6.75	1.5 3.0 4.0		1.5 3.0 4.0	Vdc
"1" Level (V _O = 0.5 or 4.5 Vdc) (V _O = 1.0 or 9.0 Vdc) (V _O = 1.5 or 13.5 Vdc)	VIH	5.0 10 15	3.5 7.0 11		3.5 7.0 11	2.75 5.50 8.25		3.5 7.0 11		Vdc
$\begin{tabular}{lllllllllllllllllllllllllllllllllll$	lон	5.0 5.0 10 15	- 1.2 - 0.25 - 0.62 - 1.8		- 1.0 - 0.2 - 0.5 - 1.5	- 1.7 - 0.36 - 0.9 - 3.5		- 0.7 - 0.14 - 0.35 - 1.1	 	mAdc
(V _{OL} = 0.4 Vdc) Sink (V _{OL} = 0.5 Vdc) Q Outputs (V _{OL} = 1.5 Vdc) Q	IOL	5.0 10 15	1.28 3.2 8.4	_ _ _	1.02 2.6 6.8	1.76 4.5 17.6		0.72 1.8 4.8		mAdc
		5.0 10 15	0.64 1.6 4.2		0.51 1.3 3.4	0.88 2.25 8.8		0.36 0.9 2.4		mAdc
Input Current	l _{in}	15	—	±0.1	_	± 0.00001	±0.1	—	±1.0	μAdc
Input Capacitance	C _{in}	—	_	—	_	5.0	7.5	—	—	pF
Quiescent Current (Per Package) (Clock = 0 V, Other Inputs = V _{DD} or 0 V, I _{out} = 0 µA)	IDD	5.0 10 15		5.0 10 20		0.005 0.010 0.015	5.0 10 20		150 300 600	μAdc
Total Supply Current**† (Dynamic plus Quiescent, Per Package) (C _L = 50 pF on all outputs, all buffers switching)	ŀτ	5.0 10 15	$I_T = (0.8 \ \mu\text{A/kHz}) \ \text{f} + I_{DD}$ $I_T = (1.6 \ \mu\text{A/kHz}) \ \text{f} + I_{DD}$ $I_T = (2.4 \ \mu\text{A/kHz}) \ \text{f} + I_{DD}$						μAdc	

#Noise immunity specified for worst-case input combination.

Noise Margin for both "1" and "0" level = 1.0 V min @ V_DD = 5.0 V 2.0 V min @ V_DD = 10 V

2.5 V min @ V_{DD} = 15 V

†To calculate total supply current at loads other than 50 pF:

 $I_T(C_L) = I_T(50 \text{ pF}) + 3.5 \times 10^{-3} (C_L = 50) \text{ V}_{DD}f$

where: I_T is in μ A (per package), C_L in pF, V_{DD} in V, and f in kHz is input frequency.

** The formulas given are for the typical characteristics only at 25 $^\circ\text{C}.$

This device contains circuitry to protect the inputs against damage due to high static voltages or electric fields; however, it is advised that normal precautions be taken to avoid application of any voltage higher than maximum rated voltages to this high impedance circuit. For proper operation it is recommended that V_{in} and V_{out} be constrained to the range $V_{SS} \leq (V_{in} \text{ or } V_{out}) \leq V_{DD}$.

Unused inputs must always be tied to an appropriate logic voltage level (e.g., either V_{SS} or V_{DD}).

SWITCHING CHARACTERISTICS* (CL = 50 pF, TA = 25°C)

Characteristic	Symbol	V _{DD}	Min	Тур	Max	Unit
Output Rise Time $t_{TLH} = (3.0 \text{ ns/pF}) C_L + 30 \text{ ns}$ $t_{TLH} = (1.5 \text{ ns/pF}) C_L + 15 \text{ ns}$ $t_{TLH} = (1.1 \text{ ns/pF}) C_L + 10 \text{ ns}$	ττLΗ	5.0 10 15		180 90 65	360 180 130	ns
Output Fall Time t _{THL} = (1.5 ns/pF) C _L + 25 ns t _{THL} = (0.75 ns/pF) C _L + 12.5 ns t _{THL} = (0.55 ns/pF) C _L + 9.5 ns	tτΗL	5.0 10 15		100 50 40	200 100 80	ns
Propagation Delay Time Clock to Q t_{PLH} , $t_{PHL} = (1.7 \text{ ns/pF}) C_L + 415 \text{ ns}$ t_{PLH} , $t_{PHL} = (0.66 \text{ ns/pF}) C_L + 177 \text{ ns}$ t_{PLH} , $t_{PHL} = (0.5 \text{ ns/pF}) C_L + 130 \text{ ns}$ Clock to S _{out} t_{PLH} , $t_{PHL} = (1.7 \text{ ns/pF}) C_L + 665 \text{ ns}$ t_{PLH} , $t_{PHL} = (0.66 \text{ ns/pF}) C_L + 277 \text{ ns}$ t_{PLH} , $t_{PHL} = (0.5 \text{ ns/pF}) C_L + 195 \text{ ns}$ Clock to EOC t_{PLH} , $t_{PHL} = (1.7 \text{ ns/pF}) C_L + 215 \text{ ns}$ t_{PLH} , $t_{PHL} = (0.66 \text{ ns/pF}) C_L + 97 \text{ ns}$ t_{PLH} , $t_{PHL} = (0.66 \text{ ns/pF}) C_L + 75 \text{ ns}$	^t PLH, ^t PHL	5.0 10 15 5.0 10 15 5.0 10 15		500 210 155 750 310 220 300 130 100	1000 420 310 1500 620 440 600 260 200	ns
SC, D, FF or MR Setup Time	^t su	5.0 10 15	250 100 80	125 50 40		ns
Clock Pulse Width	^t WH(cl)	5.0 10 15	700 270 200	350 135 100		ns
Pulse Width — D, SC, FF or MR	tWH	5.0 10 15	500 200 160	250 100 80		ns
Clock Rise and Fall Time	tŢĹĦ, tŢĦĹ	5.0 10 15		_	15 1.0 0.5	μs
Clock Pulse Frequency	fcl	5.0 10 15		1.5 3.0 4.0	0.8 1.5 2.0	MHz

* The formulas given are for the typical characteristics only.

SWITCHING TIME TEST CIRCUIT AND WAVEFORMS



TIMING DIAGRAM



Both the MC14549B and MC14559B can be operated in either the "free run" or "strobed operation" mode for conversion schemes with any number of bits. Reliable cascading and/or recirculating operation can be achieved if the End of Convert (EOC) output is used as the controlling function, since with EOC = 0 (and with SC = 1 for MC14549B but either 1 or 0 for MC14559B) no stable state exists under continual clocked operation. The MC14559B will automatically recirculate after EOC = 1 during externally strobed operation, provided SC = 1.

All data and control inputs for these devices are triggered into the circuit on the positive edge of the clock pulse.

Operation of the various terminals is as follows:

C = **Clock** — A positive–going transition of the Clock is required for data on any input to be strobed into the circuit.

SC = Start Convert — A conversion sequence is initiated on the positive–going transition of the SC input on succeeding clock cycles.

D = Data in — Data on this input (usually from a comparator in A/D applications) is also entered into the circuit on a positive–going transition of the clock. This input is Schmitt triggered and synchronized to allow fast response and guaranteed quality of serial and parallel data.

MR = Master Reset (MC14549B Only) — Resets all output to 0 on positive–going transitions of the clock. If removed while SC = 0, the circuit will remain reset until SC = 1. This allows easy cascading of circuits.

FF = Feed Forward (MC14559B Only) — Provides register shortening by removing unwanted bits from a system.

For operation with less than 8 bits, tie the output *following* the least significant bit of the circuit to EOC. E.g., for a 6-bit

conversion, tie Q1 to FF; the part will respond as shown in the timing diagram less two bit times. Not that Q1 and Q0 will still operate and must be disregarded.

For 8-bit operation, FF is tied to VSS.

For applications with more than 8 but less than 16 bits, use the basic connections shown in Figure 1. The FF input of the MC14559B is used to shorten the setup. Tying FF directly to the least significant bit used in the MC14559B allows EOC to provide the cascading signal, and results in smooth transition of serial information from the MC14559B to the MC14559B. The Serial Out (S_{OUt}) inhibit structure of the MC14559B remains inactive one cycle after EOC goes high, while S_{Out} of the MC14549B remains inhibited until the second clock cycle of its operation.

 $\mathbf{Q_n} = \mathbf{Data \ Outputs} - \mathbf{After}$ a conversion is initiated the Q's on succeeding cycles go high and are then conditionally reset dependent upon the state of the D input. Once conditionally reset they remain in the proper state until the circuit is either reset or reinitiated.

EOC = End of Convert — This output goes high on the negative–going transition of the clock following FF = 1 (for the MC14559B) or the conditional reset of Q0. This allows settling of the digital circuitry prior to the End of Conversion indication. Therefore either level or edge triggering can indicate complete conversion.

S_{out} = **Serial Out** — Transmits conversion in serial fashion. Serial data occurs during the clock period when the corresponding parallel data bit is conditionally reset. Serial Out is inhibited on the initial period of a cycle, when the circuit is reset, and on the second cycle after EOC goes high. This provides efficient operation when cascaded.



** Cascading using EOC guaranteed; no stable unfunctional state.

+Completion of conversion automatically re-initiates cycle in free run mode.

Figure 1. 12–Bit Conversion Scheme

Externally Controlled 6–Bit ADC (Figure 2)

Several features are shown in this application:

- Shortening of the register to six bits by feeding the seventh output bit into the FF input.
- Continuous conversion, if a continuous signal is applied to SC.
- Externally controlled updating (the start pulse must be shorter than the conversion cycle).
- The EOC output indicating that the parallel data are valid and that the serial output is complete.

Continuously Cycling 8–Bit ADC (Figure 3)

This ADC is running continuously because the EOC signal is fed back to the SC input, immediately initiating a new cycle on the next clock pulse.

Continuously Cycling 12–Bit ADC (Figure 4)

Because each successive approximation register (SAR) has a capability of handling only an eight-bit word, two must be cascaded to make an ADC with more than eight bits.

When it is necessary to cascade two SAR's, the second SAR must have a stable resettable state to remain in while awaiting a subsequent start signal. However, the first stage must not have a stable resettable state while recycling, because during switch–on or due to outside influences, the first stage has entered a reset state, the entire ADC will remain in a stable non–functional condition.

This 12-bit ADC is continuously recycling. The serial as well as the parallel outputs are updated every thirteenth clock pulse. The EOC pulse indicates the completion of



Figure 2. Externally Controlled 6–Bit ADC



Figure 3. Continuously Cycling 8–Bit ADC



Figure 4. Continuously Cycling 12–Bit ADC

the 12-bit conversion cycle, the end of the serial output word, and the validity of the parallel data output.

Externally Controlled 12–Bit ADC (Figure 5)

In this circuit the external pulse starts the first SAR and simultaneously resets the cascaded second SAR. When Q4 of the first SAR goes high, the second SAR starts conversion, and the first one stops conversion. EOC indicates that the parallel data are valid and that the serial output is complete. Updating the output data is started with every external control pulse.

Additional Motorola Parts for Successive Approximation ADC

Monolithic digital-to-analog converters — The MC1408/1508 converter has eight-bit resolution and is available with 6, 7, and 8-bit accuracy. **The amplifier-comparator block** — The MC1407/1507 contains a high speed operational amplifier and a high speed comparator with adjustable window.

With these two linear parts it is possible to construct SA-ADCs with an accuracy of up to eight bits, using as the register one MC14549B or one MC14559B. An additional CMOS block will be necessary to generate the clock frequency.

Additional information on successive approximation ADC is found in Motorola Application Note AN–716.



Figure 5. Externally Controlled 12–Bit ADC

OUTLINE DIMENSIONS



OUTLINE DIMENSIONS



Motorola reserves the right to make changes without further notice to any products herein. Motorola makes no warranty, representation or guarantee regarding the suitability of its products for any particular purpose, nor does Motorola assume any liability arising out of the application or use of any product or circuit, and specifically disclaims any and all liability, including without limitation consequential or incidental damages. "Typical" parameters which may be provided in Motorola data sheets and/or specifications can and do vary in different applications and actual performance may vary over time. All operating parameters, including "Typicals" must be validated for each customer application by customer's technical experts. Motorola does not convey any license under its patent rights nor the rights of others. Motorola products are not designed, intended, or authorized for use as components in systems intended for surgical implant into the body, or other applications intended to support or sustain life, or for any other application in which the failure of the Motorola product could create a situation where personal injury or death may occur. Should Buyer purchase or use Motorola products for any such unintended or unauthorized application, Buyer shall indemnify and hold Motorola and its officers, employees, subsidiaries, affiliates, and distributors harmless against all claims, costs, damages, and expenses, and reasonable attorney fees arising out of, directly or indirectly, any claim of personal injury or death associated with such unintended or unauthorized use, even if such claim alleges that Motorola was negligent regarding the design or manufacture of the part. Motorola and M are registered trademarks of Motorola, Inc. Motorola, Inc. is an Equal Opportunity/Affirmative Action Employer.

How to reach us:

USA/EUROPE/Locations Not Listed: Motorola Literature Distribution; P.O. Box 20912; Phoenix, Arizona 85036. 1-800-441-2447 or 602-303-5454

MFAX: RMFAX0@email.sps.mot.com - TOUCHTONE 602-244-6609 INTERNET: http://Design-NET.com

JAPAN: Nippon Motorola Ltd.; Tatsumi-SPD-JLDC, 6F Seibu-Butsuryu-Center, 3-14-2 Tatsumi Koto-Ku, Tokyo 135, Japan. 03-81-3521-8315 ASIA/PACIFIC: Motorola Semiconductors H.K. Ltd.; 8B Tai Ping Industrial Park,

٥



51 Ting Kok Road, Tai Po, N.T., Hong Kong. 852-26629298

