Dual Up Counters

The MC14518B dual BCD counter and the MC14520B dual binary counter are constructed with MOS P–channel and N–channel enhancement mode devices in a single monolithic structure. Each consists of two identical, independent, internally synchronous 4–stage counters. The counter stages are type D flip–flops, with interchangeable Clock and Enable lines for incrementing on either the positive–going or negative–going transition as required when cascading multiple stages. Each counter can be cleared by applying a high level on the Reset line. In addition, the MC14518B will count out of all undefined states within two clock periods. These complementary MOS up counters find primary use in multi–stage synchronous or ripple counting applications requiring low power dissipation and/or high noise immunity.

- Diode Protection on All Inputs
- Supply Voltage Range = 3.0 Vdc to 18 Vdc
- Internally Synchronous for High Internal and External Speeds
- Logic Edge–Clocked Design — Incremented on Positive Transition of Clock or Negative Transition on Enable
- Capable of Driving Two Low–power TTL Loads or One Low–power Schottky TTL Load Over the Rated Temperature Range

MC14518B
MC14520B

L SUFFIX
CERAMIC
CASE 620

P SUFFIX
PLASTIC
CASE 648

DW SUFFIX
SOIC
CASE 751G

ORDERING INFORMATION

MC14XXXBCP	Plastic
MC14XXXBCL	Ceramic
MC14XXXBDW	SOIC

$T_A = -55°$ to $125°C$ for all packages.

MAXIMUM RATINGS* (Voltages Referenced to V_{SS})

Symbol	Parameter	Value	Unit
V_{DD}	DC Supply Voltage	-0.5 to $+18.0$	V
V_{in}, V_{out}	Input or Output Voltage (DC or Transient)	0.5 to $V_{DD} + 0.5$	V
I_{in}, I_{out}	Input or Output Current (DC or Transient), per Pin	± 10	mA
P_D	Power Dissipation, per Package†	500	mW
T_{stg}	Storage Temperature	-65 to $+150$	$°C$
T_L	Lead Temperature (8–Second Soldering)	260	$°C$

* Maximum Ratings are those values beyond which damage to the device may occur.
†Temperature Derating:
   Plastic "P and D/DW" Packages: -7.0 mW/$°C$ From $65°C$ To $125°C$
   Ceramic "L" Packages: -12 mW/$°C$ From $100°C$ To $125°C$

TRUTH TABLE

Clock	Enable	Reset	Action
⌐	1	0	Increment Counter
0	⌐	0	Increment Counter
⌐	X	0	No Change
X	⌐	0	No Change
⌐	0	0	No Change
1	⌐	0	No Change
X	X	1	Q0 thru Q3 = 0

X = Don't Care

BLOCK DIAGRAM

CLOCK 1
ENABLE 2
7
C
Q0 3
Q1 4
Q2 5
Q3 6
R

CLOCK 9
ENABLE 10
15
C
Q0 11
Q1 12
Q2 13
Q3 14
R

V_{DD} = PIN 16
V_{SS} = PIN 8

This device contains protection circuitry to guard against damage due to high static voltages or electric fields. However, precautions must be taken to avoid applications of any voltage higher than maximum rated voltages to this high–impedance circuit. For proper operation, V_{in} and V_{out} should be constrained to the range $V_{SS} \le (V_{in}$ or $V_{out}) \le V_{DD}$.

Unused inputs must always be tied to an appropriate logic voltage level (e.g., either V_{SS} or V_{DD}). Unused outputs must be left open.

MOTOROLA

ELECTRICAL CHARACTERISTICS (Voltages Referenced to V_{SS})

Characteristic	Symbol	V_{DD} Vdc	− 55°C Min	− 55°C Max	25°C Min	25°C Typ #	25°C Max	125°C Min	125°C Max	Unit
Output Voltage "0" Level $V_{in} = V_{DD}$ or 0	V_{OL}	5.0	—	0.05	—	0	0.05	—	0.05	Vdc
		10	—	0.05	—	0	0.05	—	0.05	
		15	—	0.05	—	0	0.05	—	0.05	
"1" Level $V_{in} = 0$ or V_{DD}	V_{OH}	5.0	4.95	—	4.95	5.0	—	4.95	—	Vdc
		10	9.95	—	9.95	10	—	9.95	—	
		15	14.95	—	14.95	15	—	14.95	—	
Input Voltage "0" Level ($V_O = 4.5$ or 0.5 Vdc)	V_{IL}	5.0	—	1.5	—	2.25	1.5	—	1.5	Vdc
($V_O = 9.0$ or 1.0 Vdc)		10	—	3.0	—	4.50	3.0	—	3.0	
($V_O = 13.5$ or 1.5 Vdc)		15	—	4.0	—	6.75	4.0	—	4.0	
"1" Level ($V_O = 0.5$ or 4.5 Vdc)	V_{IH}	5.0	3.5	—	3.5	2.75	—	3.5	—	Vdc
($V_O = 1.0$ or 9.0 Vdc)		10	7.0	—	7.0	5.50	—	7.0	—	
($V_O = 1.5$ or 13.5 Vdc)		15	11	—	11	8.25	—	11	—	
Output Drive Current ($V_{OH} = 2.5$ Vdc) Source	I_{OH}	5.0	− 3.0	—	− 2.4	− 4.2	—	− 1.7	—	mAdc
($V_{OH} = 4.6$ Vdc)		5.0	− 0.64	—	− 0.51	− 0.88	—	− 0.36	—	
($V_{OH} = 9.5$ Vdc)		10	− 1.6	—	− 1.3	− 2.25	—	− 0.9	—	
($V_{OH} = 13.5$ Vdc)		15	− 4.2	—	− 3.4	− 8.8	—	− 2.4	—	
($V_{OL} = 0.4$ Vdc) Sink	I_{OL}	5.0	0.64	—	0.51	0.88	—	0.36	—	mAdc
($V_{OL} = 0.5$ Vdc)		10	1.6	—	1.3	2.25	—	0.9	—	
($V_{OL} = 1.5$ Vdc)		15	4.2	—	3.4	8.8	—	2.4	—	
Input Current	I_{in}	15	—	± 0.1	—	±0.00001	± 0.1	—	± 1.0	µAdc
Input Capacitance ($V_{in} = 0$)	C_{in}	—	—	—	—	5.0	7.5	—	—	pF
Quiescent Current (Per Package)	I_{DD}	5.0	—	5.0	—	0.005	5.0	—	150	µAdc
		10	—	10	—	0.010	10	—	300	
		15	—	20	—	0.015	20	—	600	
Total Supply Current**† (Dynamic plus Quiescent, Per Package) ($C_L = 50$ pF on all outputs, all buffers switching)	I_T	5.0	$I_T = (0.6\ \mu A/kHz)\ f + I_{DD}$							µAdc
		10	$I_T = (1.2\ \mu A/kHz)\ f + I_{DD}$							
		15	$I_T = (1.7\ \mu A/kHz)\ f + I_{DD}$							

#Data labelled "Typ" is not to be used for design purposes but is intended as an indication of the IC's potential performance.

**The formulas given are for the typical characteristics only at 25°C.

†To calculate total supply current at loads other than 50 pF:

$$I_T(C_L) = I_T(50\ pF) + (C_L − 50)\ Vfk$$

where: I_T is in µA (per package), C_L in pF, $V = (V_{DD} − V_{SS})$ in volts, f in kHz is input frequency, and $k = 0.002$.

PIN ASSIGNMENT

C_A	1 ●	16	V_{DD}
E_A	2	15	R_B
$Q0_A$	3	14	$Q3_B$
$Q1_A$	4	13	$Q2_B$
$Q2_A$	5	12	$Q1_B$
$Q3_A$	6	11	$Q0_B$
R_A	7	10	E_B
V_{SS}	8	9	C_B

SWITCHING CHARACTERISTICS* (C_L = 50 pF, T_A = 25°C)

Characteristic	Symbol	V_{DD}	All Types Min	All Types Typ #	All Types Max	Unit
Output Rise and Fall Time t_{TLH}, t_{THL} = (1.5 ns/pF) C_L + 25 ns t_{TLH}, t_{THL} = (0.75 ns/pF) C_L + 12.5 ns t_{TLH}, t_{THL} = (0.55 ns/pF) C_L + 9.5 ns	t_{TLH}, t_{THL}	5.0 10 15	— — —	100 50 40	200 100 80	ns
Propagation Delay Time Clock to Q/Enable to Q t_{PLH}, t_{PHL} = (1.7 ns/pF) C_L + 215 ns t_{PLH}, t_{PHL} = (0.66 ns/pF) C_L + 97 ns t_{PLH}, t_{PHL} = (0.5 ns/pF) C_L + 75 ns	t_{PLH}, t_{PHL}	5.0 10 15	— — —	280 115 80	560 230 160	ns
Reset to Q t_{PHL} = (1.7 ns/pF) C_L + 265 ns t_{PHL} = (0.66 ns/pF) C_L + 117 ns t_{PHL} = (0.66 ns/pF) C_L + 95 ns	t_{PHL}	5.0 10 15	— — —	330 130 90	650 230 170	ns
Clock Pulse Width	$t_{w(H)}$ $t_{w(L)}$	5.0 10 15	200 100 70	100 50 35	— — —	ns
Clock Pulse Frequency	f_{cl}	5.0 10 15	— — —	2.5 6.0 8.0	1.5 3.0 4.0	MHz
Clock or Enable Rise and Fall Time	t_{THL}, t_{TLH}	5.0 10 15	— — —	— — —	15 5 4	μs
Enable Pulse Width	$t_{WH(E)}$	5.0 10 15	440 200 140	220 100 70	— — —	ns
Reset Pulse Width	$t_{WH(R)}$	5.0 10 15	280 120 90	125 55 40	— — —	ns
Reset Removal Time	t_{rem}	5.0 10 15	− 5 15 20	− 45 − 15 − 5	— — —	ns

* The formulas given are for the typical characteristics only at 25°C.

#Data labelled "Typ" is not to be used for design purposes but is intended as an indication of the IC's potential performance.

**Figure 1. Power Dissipation Test Circuit and Waveform**

**Figure 2. Switching Time Test Circuit and Waveforms**

Figure 3. Timing Diagram

Figure 4. Decade Counter (MC14518B) Logic Diagram
(1/2 of Device Shown)

Figure 5. Binary Counter (MC14520B) Logic Diagram
(1/2 of Device Shown)

# OUTLINE DIMENSIONS

L SUFFIX
CERAMIC DIP PACKAGE
CASE 620–10
ISSUE V

NOTES:
1. DIMENSIONING AND TOLERANCING PER ANSI Y14.5M, 1982.
2. CONTROLLING DIMENSION: INCH.
3. DIMENSION L TO CENTER OF LEAD WHEN FORMED PARALLEL.
4. DIMENSION F MAY NARROW TO 0.76 (0.030) WHERE THE LEAD ENTERS THE CERAMIC BODY.

DIM	INCHES		MILLIMETERS	
	MIN	MAX	MIN	MAX
A	0.750	0.785	19.05	19.93
B	0.240	0.295	6.10	7.49
C	——	0.200	——	5.08
D	0.015	0.020	0.39	0.50
E	0.050 BSC		1.27 BSC	
F	0.055	0.065	1.40	1.65
G	0.100 BSC		2.54 BSC	
H	0.008	0.015	0.21	0.38
K	0.125	0.170	3.18	4.31
L	0.300 BSC		7.62 BSC	
M	0 °	15 °	0 °	15 °
N	0.020	0.040	0.51	1.01

P SUFFIX
PLASTIC DIP PACKAGE
CASE 648–08
ISSUE R

NOTES:
1. DIMENSIONING AND TOLERANCING PER ANSI Y14.5M, 1982.
2. CONTROLLING DIMENSION: INCH.
3. DIMENSION L TO CENTER OF LEADS WHEN FORMED PARALLEL.
4. DIMENSION B DOES NOT INCLUDE MOLD FLASH.
5. ROUNDED CORNERS OPTIONAL.

DIM	INCHES		MILLIMETERS	
	MIN	MAX	MIN	MAX
A	0.740	0.770	18.80	19.55
B	0.250	0.270	6.35	6.85
C	0.145	0.175	3.69	4.44
D	0.015	0.021	0.39	0.53
F	0.040	0.70	1.02	1.77
G	0.100 BSC		2.54 BSC	
H	0.050 BSC		1.27 BSC	
J	0.008	0.015	0.21	0.38
K	0.110	0.130	2.80	3.30
L	0.295	0.305	7.50	7.74
M	0 °	10 °	0 °	10 °
S	0.020	0.040	0.51	1.01

OUTLINE DIMENSIONS

DW SUFFIX
PLASTIC SOIC PACKAGE
CASE 751G–02
ISSUE A

NOTES:
1. DIMENSIONING AND TOLERANCING PER ANSI Y14.5M, 1982.
2. CONTROLLING DIMENSION: MILLIMETER.
3. DIMENSIONS A AND B DO NOT INCLUDE MOLD PROTRUSION.
4. MAXIMUM MOLD PROTRUSION 0.15 (0.006) PER SIDE.
5. DIMENSION D DOES NOT INCLUDE DAMBAR PROTRUSION. ALLOWABLE DAMBAR PROTRUSION SHALL BE 0.13 (0.005) TOTAL IN EXCESS OF D DIMENSION AT MAXIMUM MATERIAL CONDITION.

DIM	MILLIMETERS		INCHES	
	MIN	MAX	MIN	MAX
A	10.15	10.45	0.400	0.411
B	7.40	7.60	0.292	0.299
C	2.35	2.65	0.093	0.104
D	0.35	0.49	0.014	0.019
F	0.50	0.90	0.020	0.035
G	1.27 BSC		0.050 BSC	
J	0.25	0.32	0.010	0.012
K	0.10	0.25	0.004	0.009
M	0 °	7 °	0 °	7 °
P	10.05	10.55	0.395	0.415
R	0.25	0.75	0.010	0.029

MOTOROLA

◊

MC14518B/D