Dual 64-Bit Static Shift Register

The MC14517B dual 64-bit static shift register consists of two identical, independent, 64-bit registers. Each register has separate clock and write enable inputs, as well as outputs at bits 16, 32, 48, and 64. Data at the data input is entered by clocking, regardless of the state of the write enable input. An output is disabled (open circuited) when the write enable input is high. During this time, data appearing at the data input as well as the 16-bit, 32-bit, and 48-bit taps may be entered into the device by application of a clock pulse. This feature permits the register to be loaded with 64 bits in 16 clock periods, and also permits bus logic to be used. This device is useful in time delay circuits, temporary memory storage circuits, and other serial shift register applications.

- Diode Protection on All Inputs
- Fully Static Operation
- Output Transitions Occur on the Rising Edge of the Clock Pulse
- Exceedingly Slow Input Transition Rates May Be Applied to the Clock Input
- 3–State Output at 64th–Bit Allows Use in Bus Logic Applications
- Shift Registers of any Length may be Fully Loaded with 16 Clock Pulses
- Supply Voltage Range = 3.0 Vdc to 18 Vdc
- Capable of Driving Two Low–power TTL Loads or One Low–power Schottky TTL Load Over the Rated Temperature Range

MAXIMUM RATINGS (Voltages referenced to VSS)

Symbol	Parameter	Value	Unit
V _{DD}	DC Supply Voltage	– 0.5 to + 18.0	V
V _{in} , V _{out}	Input or Output Voltage (DC or Transient)	- 0.5 to V _{DD} + 0.5	V
I _{in} , I _{out}	Input or Output Current (DC or Transient), per Pin	± 10	mA
PD	Power Dissipation, per Package†	500	mW
T _{stg}	Storage Temperature	– 65 to + 150	°C
ТL	Lead Temperature (8–Second Soldering)	260	°C

* Maximum Ratings are those values beyond which damage to the device may occur. †Temperature Derating:

Plastic "P and D/DW" Packages: – 7.0 mW/°C From 65°C To 125°C Ceramic "L" Packages: – 12 mW/°C From 100°C To 125°C

FUNCTIONAL TRUTH TABLE (X = Don't Care)

Clock	Write Enable	Data	16–Bit Tap	32–Bit Tap	48–Bit Tap	64–Bit Tap
0	0	Х	Content of 16–Bit Displayed	Content of 32–Bit Displayed	Content of 48–Bit Displayed	Content of 64–Bit Displayed
0	1	Х	High Impedance	High Impedance	High Impedance	High Impedance
1	0	Х	Content of 16–Bit Displayed	Content of 32–Bit Displayed	Content of 48–Bit Displayed	Content of 64–Bit Displayed
1	1	Х	High Impedance	High Impedance	High Impedance	High Impedance
~	0	Data entered into 1st Bit	Content of 16–Bit Displayed	Content of 32–Bit Displayed	Content of 48–Bit Displayed	Content of 64–Bit Displayed
	1	Data entered into 1st Bit	Data at tap entered into 17–Bit	Data at tap entered into 33–Bit	Data at tap entered into 49–Bit	High Impedance
\sim	0	Х	Content of 16–Bit Displayed	Content of 32–Bit Displayed	Content of 48–Bit Displayed	Content of 64–Bit Displayed
~	1	Х	High Impedance	High Impedance	High Impedance	High Impedance





	L SUFFIX CERAMIC CASE 620
	P SUFFIX PLASTIC CASE 648
	DW SUFFIX SOIC CASE 751G
ORDERING INFO	ORMATION
MC14XXXBCP	Plastic
MC14XXXBCL MC14XXXBDW	Ceramic SOIC
	3010

MC14517B

$T_A = -55^\circ$ to	125°C for all packages.

PIN ASSIGNMENT							
Q16 _A [1•	16	D V _{DD}				
Q48 _A [2	15] Q16 _B				
WE _A [3	14] Q48 _B				
C _A [4	13] we _b				
Q64 _A [5	12] C _B				
Q32 _A [6	11] Q64 _B				
D _A [7	10] Q32 _B				
v _{ss} [8	9	D _B				



ELECTRICAL CHARACTERISTICS (Voltages Referenced to VSS)

		VDD	– 55°C		25°C			125°C		
Characteristic	Symbol	Vdc	Min	Max	Min	Тур #	Мах	Min	Max	Unit
Output Voltage "0" Level $V_{in} = V_{DD}$ or 0	V _{OL}	5.0 10 15		0.05 0.05 0.05		0 0 0	0.05 0.05 0.05		0.05 0.05 0.05	Vdc
"1" Level V _{in} = 0 or V _{DD}	VOH	5.0 10 15	4.95 9.95 14.95	_ _ _	4.95 9.95 14.95	5.0 10 15		4.95 9.95 14.95		Vdc
$\label{eq:VO} \begin{array}{llllllllllllllllllllllllllllllllllll$	VIL	5.0 10 15		1.5 3.0 4.0		2.25 4.50 6.75	1.5 3.0 4.0		1.5 3.0 4.0	Vdc
"1" Level ($V_O = 0.5 \text{ or } 4.5 \text{ Vdc}$) ($V_O = 1.0 \text{ or } 9.0 \text{ Vdc}$) ($V_O = 1.5 \text{ or } 13.5 \text{ Vdc}$)	VIH	5.0 10 15	3.5 7.0 11		3.5 7.0 11	2.75 5.50 8.25		3.5 7.0 11		Vdc
$\begin{array}{l} \text{Output Drive Current} \\ (V_{OH} = 2.5 \ \text{Vdc}) \\ (V_{OH} = 4.6 \ \text{Vdc}) \\ (V_{OH} = 9.5 \ \text{Vdc}) \\ (V_{OH} = 13.5 \ \text{Vdc}) \end{array}$	ЮН	5.0 5.0 10 15	- 3.0 - 0.64 - 1.6 - 4.2	 	- 2.4 - 0.51 - 1.3 - 3.4	- 4.2 - 0.88 - 2.25 - 8.8		- 1.7 - 0.36 - 0.9 - 2.4		mAdc
	IOL	5.0 10 15	0.64 1.6 4.2		0.51 1.3 3.4	0.88 2.25 8.8		0.36 0.9 2.4		mAdc
Input Current	l _{in}	15	_	± 0.1	—	± 0.00001	± 0.1	—	± 1.0	μAdc
Input Capacitance (V _{in} = 0)	C _{in}	—	—	—	—	5.0	7.5	_		pF
Quiescent Current (Per Package)	IDD	5.0 10 15		5.0 10 20		0.005 0.010 0.015	5.0 10 20		150 300 600	μAdc
Total Supply Current**† (Dynamic plus Quiescent, Per Package) (C _L = 50 pF on all outputs, all buffers switching)	ΓT	5.0 10 15		<u> </u>	IT = (8	I.2 μA/kHz) f 3.8 μA/kHz) f 3.7 μA/kHz) f	+ I _{DD}	<u> </u>		μAdc
Three–State Leakage Current	ITL	15	—	± 0.1	_	± 0.0001	± 0.1	_	± 3.0	μAdc

#Data labelled "Typ" is not to be used for design purposes but is intended as an indication of the IC's potential performance.

** The formulas given are for the typical characteristics only at 25 $^\circ\text{C}.$

†To calculate total supply current at loads other than 50 pF:

$$I_T(C_L) = I_T(50 \text{ pF}) + (C_L - 50) \text{ Vfk}$$

where: I_T is in μ A (per package), C_L in pF, V = (V_{DD} - V_{SS}) in volts, f in kHz is input frequency, and k = 0.004.

This device contains protection circuitry to guard against damage due to high static voltages or electric fields. However, precautions must be taken to avoid applications of any voltage higher than maximum rated voltages to this high-impedance circuit. For proper operation, V_{in} and V_{out} should be constrained to the range $V_{SS} \leq (V_{in} \text{ or } V_{out}) \leq V_{DD}$. Unused inputs must always be tied to an appropriate logic voltage level (e.g., either V_{SS} or V_{DD}). Unused outputs must

be left open.

SWITCHING CHARACTERISTICS* (CL	= 50 pF, T _A = 25°C)
--------------------------------	---------------------------------

Characteristic	Symbol	V _{DD}	Min	Тур #	Max	Unit
Output Rise and Fall Time t _{TLH} , t _{THL} = (1.5 ns/pF) C _L + 25 ns t _{TLH} , t _{THL} = (0.75 ns/pF) C _L + 12.5 ns t _{TLH} , t _{THL} = (0.65 ns/pF) C _L + 9.5 ns	tŢĹĦ, ţĬĦĹ	5.0 10 15		100 50 40	200 100 80	ns
Propagation Delay Time tpLH, tpHL = (1.7 ns/pF) CL + 390 ns tpLH, tpHL = (0.66 ns/pF) CL + 177 ns tpLH, tpHL = (0.5 ns/pF) CL + 115 ns	^t PLH, ^t PHL	5.0 10 15		475 210 140	770 300 215	ns
Clock Pulse Width	^t WH	5.0 10 15	330 125 100	170 75 60		ns
Clock Pulse Frequency	f _{cl}	5.0 10 15		3.0 6.7 8.3	1.5 4.0 5.3	MHz
Clock Pulse Rise and Fall Time	ttlh, tthl	5.0 10 15	**See Note			-
Data to Clock Setup Time	^t su	5.0 10 15	0 10 15	- 40 - 15 0		ns
Data to Clock Hold Time	th	5.0 10 15	150 75 35	75 25 10		ns
Write Enable to Clock Setup Time	^t su	5.0 10 15	400 200 110	170 65 50		ns
Write Enable to Clock Release Time	^t rel	5.0 10 15	380 180 100	160 55 40		ns

* The formulas given are for the typical characteristics only at 25°C.

#Data labelled "Typ" is not to be used for design purposes but is intended as an indication of the IC's potential performance.

** When shift register sections are cascaded, the maximum rise and fall time of the clock input should be equal to or less than the rise and fall time of the data outputs, driving data inputs, plus the propagation delay of the output driving stage.



Figure 1. Power Dissipation Test Circuit and Waveform



(Output being tested should be in the high-logic state)

Figure 2. Typical Output Source Current

Characteristics Test Circuit



(Output being tested should be in the low-logic state)

Figure 3. Typical Output Sink Current Characteristics Test Circuit







EXPANDED BLOCK DIAGRAM (1/2 OF DEVICE SHOWN)

OUTLINE DIMENSIONS



OUTLINE DIMENSIONS



Motorola reserves the right to make changes without further notice to any products herein. Motorola makes no warranty, representation or guarantee regarding the suitability of its products for any particular purpose, nor does Motorola assume any liability arising out of the application or use of any product or circuit, and specifically disclaims any and all liability, including without limitation consequential or incidental damages. "Typical" parameters which may be provided in Motorola data sheets and/or specifications can and do vary in different applications and actual performance may vary over time. All operating parameters, including "Typicals" must be validated for each customer application by customer's technical experts. Motorola does not convey any license under its patent rights nor the rights of others. Motorola products are not designed, intended, or authorized for use as components in systems intended for surgical implant into the body, or other applications intended to support or sustain life, or for any other application in which the failure of the Motorola product could create a situation where personal injury or death may occur. Should Buyer purchase or use Motorola products for any such unintended or unauthorized application, Buyer shall indemnify and hold Motorola and its officers, employees, subsidiaries, affiliates, and distributors harmless against all claims, costs, damages, and expenses, and reasonable attorney fees arising out of, directly or indirectly, any claim of personal injury or death associated with such unintended or unauthorized use, even if such claim alleges that Motorola was negligent regarding the design or manufacture of the part. Motorola and M are registered trademarks of Motorola, Inc. Motorola, Inc. is an Equal Opportunity/Affirmative Action Employer.

How to reach us:

USA/EUROPE/Locations Not Listed: Motorola Literature Distribution; P.O. Box 20912; Phoenix, Arizona 85036. 1-800-441-2447 or 602-303-5454

MFAX: RMFAX0@email.sps.mot.com - TOUCHTONE 602-244-6609 INTERNET: http://Design-NET.com

JAPAN: Nippon Motorola Ltd.; Tatsumi-SPD-JLDC, 6F Seibu-Butsuryu-Center, 3-14-2 Tatsumi Koto-Ku, Tokyo 135, Japan. 03-81-3521-8315

٥



ASIA/PACIFIC: Motorola Semiconductors H.K. Ltd.; 8B Tai Ping Industrial Park, 51 Ting Kok Road, Tai Po, N.T., Hong Kong. 852-26629298

