

## Hex Buffer

The MC14049B Hex Inverter/Buffer and MC14050B Noninverting Hex Buffer are constructed with MOS P-Channel and N-Channel enhancement mode devices in a single monolithic structure. These complementary MOS devices find primary use where low power dissipation and/or high noise immunity is desired. These devices provide logic level conversion using only one supply voltage,  $V_{DD}$ .

The input-signal high level ( $V_{IH}$ ) can exceed the  $V_{DD}$  supply voltage for logic level conversions. Two TTL/DTL loads can be driven when the devices are used as a CMOS-to-TTL/DTL converter ( $V_{DD} = 5.0$  V,  $V_{OL} \leq 0.4$  V,  $I_{OL} \geq 3.2$  mA).

Note that pins 13 and 16 are not connected internally on these devices; consequently connections to these terminals will not affect circuit operation.


- High Source and Sink Currents
- High-to-Low Level Converter
- Supply Voltage Range = 3.0 V to 18 V
- $V_{IN}$  can exceed  $V_{DD}$
- Meets JEDEC B Specifications
- Improved ESD Protection On All Inputs

### MAXIMUM RATINGS<sup>1</sup> (Voltages Referenced to $V_{SS}$ )


Characteristic	Symbol	Value	Unit
DC Supply Voltage	$V_{DD}$	- 0.5 to + 18.0	Vdc
Input Voltage (DC or Transient)	$V_{IN}$	- 0.5 to + 18.0	Vdc
Output Voltage (DC or Transient)	$V_{out}$	- 0.5 to $V_{DD} + 0.5$	Vdc
Input Current (DC or Transient), per Pin	$I_{in}$	$\pm 10$	mA
Output Current (DC or Transient), per Pin	$I_{out}$	+ 45	mA
Power Dissipation, per Package <sup>2</sup> (Plastic/Ceramic) (SOIC)	$P_D$	825 740	mW
Storage Temperature	$T_{stg}$	- 65 to + 150	°C
Lead Temperature (8 – Second Soldering)	$T_L$	260	°C

<sup>1</sup>Maximum Ratings are those values beyond which damage to the device may occur.


<sup>2</sup>Temperature Derating: See Figure 3.



## MC14049B MC14050B



L SUFFIX  
CERAMIC  
CASE 620



P SUFFIX  
PLASTIC  
CASE 648



D SUFFIX  
SOIC  
CASE 751B

### ORDERING INFORMATION

MC14XXXBCP	Plastic
MC14XXXBCL	Ceramic
MC14XXXBD	SOIC

$T_A = -55^\circ$  to  $125^\circ$ C for all packages.

### PIN ASSIGNMENT

$V_{DD}$	1 ●	16	NC
OUT <sub>A</sub>	2	15	OUT <sub>F</sub>
IN <sub>A</sub>	3	14	IN <sub>F</sub>
OUT <sub>B</sub>	4	13	NC
IN <sub>B</sub>	5	12	OUT <sub>E</sub>
OUT <sub>C</sub>	6	11	IN <sub>E</sub>
INC	7	10	OUT <sub>D</sub>
$V_{SS}$	8	9	IN <sub>D</sub>

**ELECTRICAL CHARACTERISTICS** (Voltages Referenced to V<sub>SS</sub>)

Characteristic	Symbol	V <sub>DD</sub> Vdc	−55°C		+ 25°C			+ 125°C		Unit
			Min	Max	Min	Typ <sup>1</sup>	Max	Min	Max	
Output Voltage V <sub>in</sub> = V <sub>DD</sub>	V <sub>OL</sub>	5.0	—	0.05	—	0	0.05	—	0.05	Vdc
		10	—	0.05	—	0	0.05	—	0.05	
		15	—	0.05	—	0	0.05	—	0.05	
	V <sub>OH</sub>	5.0	4.95	—	4.95	5.0	—	4.95	—	Vdc
		10	9.95	—	9.95	10	—	9.95	—	
		15	14.95	—	14.95	15	—	14.95	—	
Input Voltage (V <sub>O</sub> = 4.5 Vdc) (V <sub>O</sub> = 9.0 Vdc) (V <sub>O</sub> = 13.5 Vdc)	V <sub>IL</sub>	5.0	—	1.5	—	2.25	1.5	—	1.5	Vdc
		10	—	3.0	—	4.50	3.0	—	3.0	
		15	—	4.0	—	6.75	4.0	—	4.0	
	V <sub>IH</sub>	5.0	3.5	—	3.5	2.75	—	3.5	—	Vdc
		10	7.0	—	7.0	5.50	—	7.0	—	
		15	11	—	11	8.25	—	11	—	
Output Drive Current (V <sub>OH</sub> = 2.5 Vdc) (V <sub>OH</sub> = 9.5 Vdc) (V <sub>OH</sub> = 13.5 Vdc)	I <sub>OH</sub>	5.0	−1.6	—	−1.25	−2.5	—	−1.0	—	mAdc
		10	−1.6	—	−1.30	−2.6	—	−1.0	—	
		15	−4.7	—	−3.75	−10	—	−3.0	—	
	I <sub>OL</sub>	5.0	3.75	—	3.2	6.0	—	2.6	—	mAdc
		10	10	—	8.0	16	—	6.6	—	
		15	30	—	24	40	—	19	—	
Input Current	I <sub>in</sub>	15	—	±0.1	—	±0.00001	±0.1	—	±1.0	μAdc
Input Capacitance (V <sub>in</sub> = 0)	C <sub>in</sub>	—	—	—	—	10	20	—	—	pF
Quiescent Current (Per Package)	I <sub>DD</sub>	5.0	—	1.0	—	0.002	1.0	—	30	μAdc
Total Supply Current 2,3 (Dynamic plus Quiescent, per package) (C <sub>L</sub> = 50 pF on all outputs, all buffers switching)	I <sub>T</sub>	10	—	2.0	—	0.004	2.0	—	60	μAdc
		15	—	4.0	—	0.006	4.0	—	120	
		5.0	—	$I_T = (1.8 \mu A/kHz) f + I_{DD}$ $I_T = (3.5 \mu A/kHz) f + I_{DD}$ $I_T = (5.3 \mu A/kHz) f + I_{DD}$						

<sup>1</sup> Data labelled "Typ" is not to be used for design purposes but is intended as an indication of the IC's potential performance.

<sup>2</sup> The formulas given are for the typical characteristics only at + 25°C

<sup>3</sup> To calculate total supply current at loads other than 50 pF:

$$I_T(C_L) = I_T(50 \text{ pF}) + (C_L - 50) Vfk$$

Where: I<sub>T</sub> is in μA (per Package), C<sub>L</sub> in pF, V = (V<sub>DD</sub> − V<sub>SS</sub>) in volts, f in kHz is input frequency and k = 0.002.

This device contains protection circuitry to protect the inputs against damage due to high static voltages or electric fields referenced to the V<sub>SS</sub> pin only. Extra precautions must be taken to avoid applications of any voltage higher than the maximum rated voltages to this high-impedance circuit. For proper operation, the ranges V<sub>SS</sub> ≤ V<sub>in</sub> ≤ 18 V and V<sub>SS</sub> ≤ V<sub>out</sub> ≤ V<sub>DD</sub> are recommended.

Unused inputs must always be tied to an appropriate logic voltage level (e.g., either V<sub>SS</sub> or V<sub>DD</sub>). Unused outputs must be left open.

## AC SWITCHING CHARACTERISTICS<sup>1</sup> ( $C_L = 50 \text{ pF}$ , $T_A = +25^\circ\text{C}$ )

Characteristic	Symbol	$V_{DD}$ Vdc	Min	Typ <sup>2</sup>	Max	Unit
Output Rise Time $t_{TLH} = (0.7 \text{ ns/pF}) C_L + 65 \text{ ns}$ $t_{TLH} = (0.25 \text{ ns/pF}) C_L + 37.5 \text{ ns}$ $t_{TLH} = (0.2 \text{ ns/pF}) C_L + 30 \text{ ns}$	$t_{TLH}$	5.0 10 15	— — —	100 50 40	160 80 60	ns
Output Fall Time $t_{THL} = (0.2 \text{ ns/pF}) C_L + 30 \text{ ns}$ $t_{THL} = (0.06 \text{ ns/pF}) C_L + 17 \text{ ns}$ $t_{THL} = (0.04 \text{ ns/pF}) C_L + 13 \text{ ns}$	$t_{THL}$	5.0 10 15	— — —	40 20 15	60 40 30	ns
Propagation Delay Time $t_{PLH} = (0.33 \text{ ns/pF}) C_L + 63.5 \text{ ns}$ $t_{PLH} = (0.19 \text{ ns/pF}) C_L + 30.5 \text{ ns}$ $t_{PLH} = (0.06 \text{ ns/pF}) C_L + 27 \text{ ns}$	$t_{PLH}$	5.0 10 15	— — —	80 40 30	140 80 60	ns
Propagation Delay Time $t_{PHL} = (0.2 \text{ ns/pF}) C_L + 30 \text{ ns}$ $t_{PHL} = (0.1 \text{ ns/pF}) C_L + 15 \text{ ns}$ $t_{PHL} = (0.05 \text{ ns/pF}) C_L + 12.5 \text{ ns}$	$t_{PHL}$	5.0 10 15	— — —	40 20 15	80 40 30	ns

<sup>1</sup> The formulas given are for the typical characteristics only at  $25^\circ\text{C}$ .

<sup>2</sup> Data labeled "Typ" is not to be used for design purposes but is intended as an indication of the IC's potential performance.






Figure 1. Typical Output Source Characteristics




Figure 2. Typical Output Sink Characteristics




Figure 3. Ambient Temperature Power Derating






Figure 4. Switching Time Test Circuit and Waveforms

## OUTLINE DIMENSIONS

**L SUFFIX**  
CERAMIC DIP PACKAGE  
CASE 620-10  
ISSUE V




**P SUFFIX**  
PLASTIC DIP PACKAGE  
CASE 648-08  
ISSUE R



## OUTLINE DIMENSIONS

**D SUFFIX**  
**PLASTIC SOIC PACKAGE**  
**CASE 751B-05**  
**ISSUE J**



NOTES:

1. DIMENSIONING AND TOLERANCING PER ANSI Y14.5M, 1982.
2. CONTROLLING DIMENSION: MILLIMETER.
3. DIMENSIONS A AND B DO NOT INCLUDE MOLD PROTRUSION.
4. MAXIMUM MOLD PROTRUSION 0.15 (0.006) PER SIDE.
5. DIMENSION D DOES NOT INCLUDE DAMBAR PROTRUSION. ALLOWABLE DAMBAR PROTRUSION SHALL BE 0.127 (0.005) TOTAL IN EXCESS OF THE D DIMENSION AT MAXIMUM MATERIAL CONDITION.

DIM	MILLIMETERS		INCHES	
	MIN	MAX	MIN	MAX
A	9.80	10.00	0.386	0.393
B	3.80	4.00	0.150	0.157
C	1.35	1.75	0.054	0.068
D	0.35	0.49	0.014	0.019
F	0.40	1.25	0.016	0.049
G	1.27 BSC		0.050 BSC	
J	0.19	0.25	0.008	0.009
K	0.10	0.25	0.004	0.009
M	0°	7°	0°	7°
P	5.80	6.20	0.229	0.244
R	0.25	0.50	0.010	0.019

Motorola reserves the right to make changes without further notice to any products herein. Motorola makes no warranty, representation or guarantee regarding the suitability of its products for any particular purpose, nor does Motorola assume any liability arising out of the application or use of any product or circuit, and specifically disclaims any and all liability, including without limitation consequential or incidental damages. "Typical" parameters which may be provided in Motorola data sheets and/or specifications can and do vary in different applications and actual performance may vary over time. All operating parameters, including "Typicals" must be validated for each customer application by customer's technical experts. Motorola does not convey any license under its patent rights nor the rights of others. Motorola products are not designed, intended, or authorized for use as components in systems intended for surgical implant into the body, or other applications intended to support or sustain life, or for any other application in which the failure of the Motorola product could create a situation where personal injury or death may occur. Should Buyer purchase or use Motorola products for any such unintended or unauthorized application, Buyer shall indemnify and hold Motorola and its officers, employees, subsidiaries, affiliates, and distributors harmless against all claims, costs, damages, and expenses, and reasonable attorney fees arising out of, directly or indirectly, any claim of personal injury or death associated with such unintended or unauthorized use, even if such claim alleges that Motorola was negligent regarding the design or manufacture of the part. Motorola and  are registered trademarks of Motorola, Inc. Motorola, Inc. is an Equal Opportunity/Affirmative Action Employer.

**How to reach us:**

**USA/EUROPE/Locations Not Listed:** Motorola Literature Distribution;  
 P.O. Box 20912; Phoenix, Arizona 85036. 1-800-441-2447 or 602-303-5454

**MFAX:** RMFAX0@email.sps.mot.com – **TOUCHTONE** 602-244-6609  
**INTERNET:** <http://Design-NET.com>

**JAPAN:** Nippon Motorola Ltd.; Tatsumi-SPD-JLDC, 6F Seibu-Butsuryu-Center,  
 3-14-2 Tatsumi Koto-Ku, Tokyo 135, Japan. 03-3521-8315

**ASIA/PACIFIC:** Motorola Semiconductors H.K. Ltd.; 8B Tai Ping Industrial Park,  
 51 Ting Kok Road, Tai Po, N.T., Hong Kong. 852-26629298



**MOTOROLA**



MC14049B/D

