
Phase Locked Loop

The MC14046B phase locked loop contains two phase comparators, a voltage-controlled oscillator (VCO), source follower, and zener diode. The comparators have two common signal inputs, PCAin and PCBin. Input PCAin can be used directly coupled to large voltage signals, or indirectly coupled (with a series capacitor) to small voltage signals. The self-bias circuit adjusts small voltage signals in the linear region of the amplifier. Phase comparator 1 (an exclusive OR gate) provides a digital error signal PC1_{OUT}, and maintains 90° phase shift at the center frequency between PCAin and PCB_{in} signals (both at 50% duty cycle). Phase comparator 2 (with leading edge sensing logic) provides digital error signals, PC2_{out} and LD, and maintains a 0° phase shift between PCAin and PCBin signals (duty cycle is immaterial). The linear VCO produces an output signal VCO_{OUT} whose frequency is determined by the voltage of input VCOin and the capacitor and resistors connected to pins C1A, C1B, R1, and R2. The source-follower output SFout with an external resistor is used where the VCOin signal is needed but no loading can be tolerated. The inhibit input Inh, when high, disables the VCO and source follower to minimize standby power consumption. The zener diode can be used to assist in power supply

Applications include FM and FSK modulation and demodulation, frequency synthesis and multiplication, frequency discrimination, tone decoding, data synchronization and conditioning, voltage-to-frequency conversion and motor speed control.

- Buffered Outputs Compatible with MHTL and Low–Power TTL
- Diode Protection on All Inputs
- Supply Voltage Range = 3.0 to 18 V
- Pin–for–Pin Replacement for CD4046B
- Phase Comparator 1 is an Exclusive Or Gate and is Duty Cycle Limited
- Phase Comparator 2 switches on Rising Edges and is not Duty Cycle Limited

BLOCK DIAGRAM



MC14046B



L SUFFIX CERAMIC CASE 620



P SUFFIX PLASTIC CASE 648




DW SUFFIX SOIC CASE 751G

ORDERING INFORMATION

MC14XXXBCP MC14XXXBCL MC14XXXBDW Plastic Ceramic SOIC

 $T_A = -55^{\circ}$ to 125°C for all packages.

PIN ASSIGNMENT



MAXIMUM RATINGS* (Voltages Referenced to VSS)

Rating	Symbol	Value	Unit
DC Supply Voltage	V _{DD}	- 0.5 to + 18	Vdc
Input Voltage, All Inputs	V _{in}	– 0.5 to V _{DD} + 0.5	Vdc
DC Input Current, per Pin	l _{in}	± 10	mAdc
Power Dissipation, per Package†	PD	500	mW
Operating Temperature Range	T _A	- 55 to + 125	°C
Storage Temperature Range	T _{stg}	- 65 to + 150	°C

^{*} Maximum Ratings are those values beyond which damage to the device may occur.

Plastic "P and D/DW" Packages: - 7.0 mW/°C From 65°C To 125°C

Ceramic "L" Packages: - 12 mW/°C From 100°C To 125°C

ELECTRICAL CHARACTERISTICS (Voltages Referenced to V_{SS})

			V _{DD}	- 5	5°C	25°C		125	5°C		
Characteristic	;	Symbol	Vdc	Min	Max	Min	Тур	Max	Min	Max	Unit
Output Voltage Vin = VDD or 0	"0" Level	VOL	5.0 10 15	_ _ _	0.05 0.05 0.05	_ _ _	0 0 0	0.05 0.05 0.05	_ _ _	0.05 0.05 0.05	Vdc
V _{in} = 0 or V _{DD}	"1" Level	VOH	5.0 10 15	4.95 9.95 14.95	_ _ _	4.95 9.95 14.95	5.0 10 15	_ _ _	4.95 9.95 14.95	_ _ _	Vdc
Input Voltage # (VO = 4.5 or 0.5 Vdc) (VO = 9.0 or 1.0 Vdc) (VO = 13.5 or 1.5 Vdc)	"0" Level	V _{IL}	5.0 10 15	_ _ _	1.5 3.0 4.0	_ _ _	2.25 4.50 6.75	1.5 3.0 4.0	_ _ _	1.5 3.0 4.0	Vdc
(V _O = 0.5 or 4.5 Vdc) (V _O = 1.0 or 9.0 Vdc) (V _O = 1.5 or 13.5 Vdc)	"1" Level	VIH	5.0 10 15	3.5 7.0 11	_ _ _	3.5 7.0 11	2.75 5.50 8.25		3.5 7.0 11	 	Vdc
Output Drive Current (V _{OH} = 2.5 Vdc) (V _{OH} = 4.6 Vdc) (V _{OH} = 9.5 Vdc) (V _{OH} = 13.5 Vdc)	Source	ІОН	5.0 5.0 10 15	- 1.2 - 0.25 - 0.62 - 1.8	_ _ _ _	- 1.0 - 0.2 - 0.5 - 1.5	- 1.7 - 0.36 - 0.9 - 3.5		- 0.7 - 0.14 - 0.35 - 1.1		mAdc
(V _{OL} = 0.4 Vdc) (V _{OL} = 0.5 Vdc) (V _{OL} = 1.5 Vdc)	Sink	lOL	5.0 10 15	0.64 1.6 4.2	_ _ _	0.51 1.3 3.4	0.88 2.25 8.8	_ _ _	0.36 0.9 2.4	_ _ _	mAdc
Input Current		l _{in}	15	_	± 0.1	_	±0.00001	± 0.1	_	± 1.0	μAdc
Input Capacitance		C _{in}	-	_	_	_	5.0	7.5	_	_	pF
Quiescent Current (Per Package) Inh = PC Zener = VCO _{in} = 0 V, PC or 0 V, I _{out} = 0 µA		I _{DD}	5.0 10 15	_ _ _	5.0 10 20	_ _ _	0.005 0.010 0.015	5.0 10 20	_ _ _	150 300 600	μAdc
Total Supply Current† (Inh = "0", f_0 = 10 kHz, C R1 = 1.0 M Ω , R2 = ∞ R5 and 50% Duty Cycle)		lΤ	5.0 10 15	$I_T = (1.46 \mu\text{A/kHz}) f + I_{DD}$ $I_T = (2.91 \mu\text{A/kHz}) f + I_{DD}$ $I_T = (4.37 \mu\text{A/kHz}) f + I_{DD}$			mAdc				

#Noise immunity specified for worst-case input combination.

Noise Margin for both "1" and "0" level = 1.0 Vdc min @ V_{DD} = 5.0 Vdc

2.0 Vdc min @ $V_{DD} = 10 \text{ Vdc}$ 2.5 Vdc min @ $V_{DD} = 15 \text{ Vdc}$

†To Calculate Total Current in General:

$$I_{T} \approx 2.2 \text{ x V}_{DD} \Big(\frac{\text{VCO}_{in} - 1.65}{\text{R1}} + \frac{\text{V}_{DD} - 1.35}{\text{R2}} \Big)^{3/4} + 1.6 \text{ x} \Big(\frac{\text{VCO}_{in} - 1.65}{\text{R}_{SF}} \Big)^{3/4} + 1 \text{ x 10}^{-3} \left(\text{C}_{L} + 9 \right) \text{V}_{DD} \text{ f} + 1 \text{ x 10}^{-3} \left(\text{C}_{L} + 9 \right) \text{V}_{DD} \text{ f} + 1 \text{ x 10}^{-3} \left(\text{C}_{L} + 9 \right) \text{V}_{DD} \text{ f} + 1 \text{ x 10}^{-3} \left(\text{C}_{L} + 9 \right) \text{V}_{DD} \text{ f} + 1 \text{ x 10}^{-3} \left(\text{C}_{L} + 9 \right) \text{V}_{DD} \text{ f} + 1 \text{ x 10}^{-3} \left(\text{C}_{L} + 9 \right) \text{V}_{DD} \text{ f} + 1 \text{ x 10}^{-3} \left(\text{C}_{L} + 9 \right) \text{V}_{DD} \text{ f} + 1 \text{ x 10}^{-3} \left(\text{C}_{L} + 9 \right) \text{V}_{DD} \text{ f} + 1 \text{ x 10}^{-3} \left(\text{C}_{L} + 9 \right) \text{V}_{DD} \text{ f} + 1 \text{ x 10}^{-3} \left(\text{C}_{L} + 9 \right) \text{V}_{DD} \text{ f} + 1 \text{ x 10}^{-3} \left(\text{C}_{L} + 9 \right) \text{V}_{DD} \text{ f} + 1 \text{ x 10}^{-3} \left(\text{C}_{L} + 9 \right) \text{V}_{DD} \text{ f} + 1 \text{ x 10}^{-3} \left(\text{C}_{L} + 9 \right) \text{V}_{DD} \text{ f} + 1 \text{ x 10}^{-3} \left(\text{C}_{L} + 9 \right) \text{V}_{DD} \text{ f} + 1 \text{ x 10}^{-3} \left(\text{C}_{L} + 9 \right) \text{V}_{DD} \text{ f} + 1 \text{ x 10}^{-3} \left(\text{C}_{L} + 9 \right) \text{V}_{DD} \text{ f} + 1 \text{ x 10}^{-3} \left(\text{C}_{L} + 9 \right) \text{V}_{DD} \text{ f} + 1 \text{ x 10}^{-3} \left(\text{C}_{L} + 9 \right) \text{V}_{DD} \text{ f} + 1 \text{ x 10}^{-3} \left(\text{C}_{L} + 9 \right) \text{V}_{DD} \text{ f} + 1 \text{ x 10}^{-3} \left(\text{C}_{L} + 9 \right) \text{V}_{DD} \text{ f} + 1 \text{ x 10}^{-3} \left(\text{C}_{L} + 9 \right) \text{V}_{DD} \text{ f} + 1 \text{ x 10}^{-3} \left(\text{C}_{L} + 9 \right) \text{V}_{DD} \text{ f} + 1 \text{ x 10}^{-3} \left(\text{C}_{L} + 9 \right) \text{V}_{DD} \text{ f} + 1 \text{ x 10}^{-3} \left(\text{C}_{L} + 9 \right) \text{V}_{DD} \text{ f} + 1 \text{ x 10}^{-3} \left(\text{C}_{L} + 9 \right) \text{V}_{DD} \text{ f} + 1 \text{ x 10}^{-3} \left(\text{C}_{L} + 9 \right) \text{V}_{DD} \text{ f} + 1 \text{ x 10}^{-3} \left(\text{C}_{L} + 9 \right) \text{V}_{DD} \text{ f} + 1 \text{ x 10}^{-3} \left(\text{C}_{L} + 9 \right) \text{V}_{DD} \text{ f} + 1 \text{ x 10}^{-3} \left(\text{C}_{L} + 9 \right) \text{V}_{DD} \text{ f} + 1 \text{ x 10}^{-3} \left(\text{C}_{L} + 9 \right) \text{V}_{DD} \text{ f} + 1 \text{ x 10}^{-3} \left(\text{C}_{L} + 9 \right) \text{V}_{DD} \text{ f} + 1 \text{ x 10}^{-3} \left(\text{C}_{L} + 9 \right) \text{V}_{DD} \text{ f} + 1 \text{ x 10}^{-3} \left(\text{C}_{L} + 9 \right) \text{V}_{DD} \text{ f} + 1 \text{ x 10}^{-3} \left(\text{C}_{L} + 9 \right) \text{V}_{DD} \text{ f} + 1 \text{ x 10}^{-3} \left(\text{C}_{L} + 9 \right) \text{V}_{DD} \text{ f} + 1 \text{ x 10}^{-3} \left(\text{C}_{L} + 9 \right)$$


$$1 \times 10^{-1} \text{ V}_{DD}^{2} \left(\frac{100\% \text{ Duty Cycle of PCA}_{in}}{100}\right) + \text{I}_{Q} \qquad \text{where: } \text{I}_{T} \text{ in } \mu\text{A, C}_{L} \text{ in pF, VCO}_{in}, \text{V}_{DD} \text{ in Vdc, f in kHz, and } \text{R1, R2, R}_{SF} \text{ in } M\Omega, \text{C}_{L} \text{ on VCO}_{out}.$$

[†]Temperature Derating:

ELECTRICAL CHARACTERISTICS* ($C_L = 50 \text{ pF}, T_A = 25^{\circ}C$)

		V _{DD}	Minimum		Maximum	
Characteristic	Symbol	Vdc	Device	Typical	Device	Units
Output Rise Time $t_{TLH} = (3.0 \text{ ns/pF}) \text{ C}_{L} + 30 \text{ ns}$ $t_{TLH} = (1.5 \text{ ns/pF}) \text{ C}_{L} + 15 \text{ ns}$ $t_{TLH} = (1.1 \text{ ns/pF}) \text{ C}_{L} + 10 \text{ ns}$	[†] TLH	5.0 10 15	_ _ _	180 90 65	350 150 110	ns
Output Fall Time $t_{THL} = (1.5 \text{ ns/pF}) \text{ C}_{L} + 25 \text{ ns}$ $t_{THL} = (0.75 \text{ ns/pF}) \text{ C}_{L} + 12.5 \text{ ns}$ $t_{THL} = (0.55 \text{ ns/pF}) \text{ C}_{L} + 9.5 \text{ ns}$	tTHL	5.0 10 15	_ _ _	100 50 37	175 75 55	ns
PHASE COMPARATORS 1 and 2	•		•		•	
Input Resistance — PCA _{in}	R _{in}	5.0 10 15	1.0 0.2 0.1	2.0 0.4 0.2	- - -	ΜΩ
— PCB _{in}	R _{in}	15	150	1500	_	ΜΩ
Minimum Input Sensitivity AC Coupled — PCA _{in} C series = 1000 pF, f = 50 kHz	V _{in}	5.0 10 15	_ _ _	200 400 700	300 600 1050	mV p-p
DC Coupled — PCA _{in} , PCB _{in}		5 to 15	See	e Noise Immu	unity	
VOLTAGE CONTROLLED OSCILLATOR (VCO)	•	•				
Maximum Frequency (VCO _{in} = V _{DD} , C1 = 50 pF R1 = 5.0 kΩ, and R2 = ∞)	f _{max}	5.0 10 15	0.5 1.0 1.4	0.7 1.4 1.9	_ _ _	MHz
Temperature — Frequency Stability $(R2 = \infty)$	_	5.0 10 15	_ _ _	0.12 0.04 0.015	_ _ _	%/°C
Linearity (R2 = ∞) (VCO _{in} = 2.5 V ± 0.3 V, R1 > 10 kΩ) (VCO _{in} = 5.0 V ± 2.5 V, R1 > 400 kΩ) (VCO _{in} = 7.5 V ± 5.0 V, R1 ≥ 1000 kΩ)	_	5.0 10 15	_ _ _	1.0 1.0 1.0	_ _ _	%
Output Duty Cycle	_	5 to 15	_	50	_	%
Input Resistance — VCOin	R _{in}	15	150	1500	_	МΩ
SOURCE-FOLLOWER	•		•		•	•
Offset Voltage (VCO _{in} minus SF _{out} , RSF > 500 k Ω)	_	5.0 10 15	_ _ _	1.65 1.65 1.65	2.2 2.2 2.2	V
Linearity $ \begin{aligned} &(\text{VCO}_{\text{in}} = 2.5 \text{ V} \pm 0.3 \text{ V}, \text{RSF} > 50 \text{ k}\Omega) \\ &(\text{VCO}_{\text{in}} = 5.0 \text{ V} \pm 2.5 \text{ V}, \text{RSF} > 50 \text{ k}\Omega) \\ &(\text{VCO}_{\text{in}} = 7.5 \text{ V} \pm 5.0 \text{ V}, \text{RSF} > 50 \text{ k}\Omega) \end{aligned} $		5.0 10 15	_ _ _	0.1 0.6 0.8	_ _ _	%
ZENER DIODE						
Zener Voltage ($I_Z = 50 \mu A$)	٧z	_	6.7	7.0	7.3	V
Dynamic Resistance (I _Z = 1.0 mA)	RZ	_	_	100	_	Ω

^{*} The formula given is for the typical characteristics only.




Refer to Waveforms in Figure 3.


Figure 1. Phase Comparators State Diagrams

Characteristic	Using Phase Comparator 1	Using Phase Comparator 2		
No signal on input PCA _{in} .	VCO in PLL system adjusts to center frequency (f ₀).	VCO in PLL system adjusts to minimum frequency (f _{min}).		
Phase angle between PCA _{in} and PCB _{in} .	90° at center frequency (f ₀), approaching 0° and 180° at ends of lock range (2f _L)	Always 0° in lock (positive rising edges).		
Locks on harmonics of center frequency.	Yes	No		
Signal input noise rejection.	High	Low		
Lock frequency range (2f _L).	The frequency range of the input signal on which the loop will stay locked if it was initially in lock; $2f_L = \text{full VCO frequency range} = f_{\text{max}} - f_{\text{min}}$.			
Capture frequency range (2f _C).	The frequency range of the input signal on which the loop will lock if it was initially out of lock.			
	Depends on low–pass filter characteristics (see Figure 3). $f_C \le f_L$	f _C = f _L		
Center frequency (f ₀).	The frequency of VCO _{out} , when VCO _{in} = 1/2	V _{DD}		
VCO output frequency (f).	$f_{min} = \frac{1}{R_2(C_1 + 32 \text{ pF})}$ (V _{CC}	O input = VSS)		
Note: These equations are intended to be a design guide. Since calculated component values may be in error by as much as a factor of 4, laboratory experimentation may be required for fixed designs. Part to part frequency variation with identical passive components is typically less than ± 20%.	$f_{max} = \frac{1}{R_1(C_1 + 32 \text{ pF})} + f_{min} \qquad (V_{CO})$ Where: $10K \le R_1 \le 1 \text{ M}$ $10K \le R_2 \le 1 \text{ M}$ $100\text{pF} \le C_1 \le .01 \mu\text{F}$	D inbut = NDD)		

Figure 2. Design Information



Typical Low-Pass Filters



NOTE: Sometimes R3 is split into two series resistors each R3 ÷ 2. A capacitor CC is then placed from the midpoint to ground. The value for C_C should be such that the corner frequency of this network does not significantly affect ω_{N} . In Figure B, the ratio of R3 to R4 sets the damping, R4 \approx (0.1)(R3) for optimum results.

Definitions: N = Total division ratio in feedback loop $K\phi = V_{DD}/\pi$ for Phase Comparator 1


 $K\phi = V_{DD}/4 \pi$ for Phase Comparator 2


$$\begin{split} \text{K}_{VCO} &= \frac{2 \ \pi \ \Delta \ f_{VCO}}{V_{DD} - 2 \ V} \\ \text{for a typical design } \omega_{n} \, \cong \, \frac{2 \ \pi \ f_{r}}{10} \ \ \text{(at phase detector input)} \end{split}$$

LOW-PASS FILTER

Filter A	Filter B
$\omega_{n} = \sqrt{\frac{K_{\phi}KVCO}{NR_{3}C_{2}}}$	$\omega_{\text{n}} = \sqrt{\frac{K_{\boldsymbol{\varphi}}KVCO}{NC_{2}(R_{3} + R_{4})}}$
$\zeta = \frac{N\omega_n}{2K_{\varphi}K_{VCO}}$	$\zeta = 0.5 \omega_{\text{n}} \left(R_3 C_2 + \frac{N}{K_{\phi} K_{\text{VCO}}} \right)$
$F(s) = \frac{1}{R_3 C_2 S + 1}$	$F(s) = \frac{R_3C_2S + 1}{S(R_3C_2 + R_4C_2) + 1}$

Waveforms






Note: for further information, see:

- (1) F. Gardner, "Phase-Lock Techniques", John Wiley and Son, New York, 1966.
- (2) G. S. Moschytz, "Miniature RC Filters Using Phase-Locked Loop", BSTJ, May, 1965.
- (3) Garth Nash, "Phase–Lock Loop Design Fundamentals", AN–535, Motorola Inc.
- (4) A. B. Przedpelski, "Phase-Locked Loop Design Articles", AR254, reprinted by Motorola Inc.

Figure 3. General Phase-Locked Loop Connections and Waveforms

OUTLINE DIMENSIONS

L SUFFIX CERAMIC DIP PACKAGE CASE 620-10 ISSUE V



NOTES:


- DIMENSIONING AND TOLERANCING PER ANSI Y14.5M, 1982.

- ANSI Y14.5M, 1982.
 CONTROLLING DIMENSION: INCH.
 DIMENSION L TO CENTER OF LEAD WHEN
 FORMED PARALLEL.
 DIMENSION F MAY NARROW TO 0.76 (0.030)
 WHERE THE LEAD ENTERS THE CERAMIC

	INCHES		MILLIN	IETERS
DIM	MIN	MAX	MIN	MAX
Α	0.750	0.785	19.05	19.93
В	0.240	0.295	6.10	7.49
С		0.200		5.08
D	0.015	0.020	0.39	0.50
Е	0.050 BSC 1.27 BS		BSC	
F	0.055	0.065	1.40	1.65
G	0.100 BSC		2.54	BSC
Н	0.008	0.015	0.21	0.38
K	0.125	0.170	3.18	4.31
L	0.300	BSC	7.62	BSC
М	0°	15°	0 °	15°
N	0.020	0.040	0.51	1.01

P SUFFIX

PLASTIC DIP PACKAGE CASE 648-08 ISSUE R



NOTES:

- NOTES:

 1. DIMENSIONING AND TOLERANCING PER ANSI Y14.5M, 1982.

 2. CONTROLLING DIMENSION: INCH.


 3. DIMENSION L TO CENTER OF LEADS WHEN FORMED PARALLEL.

 4. DIMENSION B DOES NOT INCLUDE MOLD FLASH.

 5. ROUNDED CORNERS OPTIONAL.

	INC	HES	MILLIN	IETERS
DIM	MIN	MAX	MIN	MAX
Α	0.740	0.770	18.80	19.55
В	0.250	0.270	6.35	6.85
С	0.145	0.175	3.69	4.44
D	0.015	0.021	0.39	0.53
F	0.040	0.70	1.02	1.77
G	0.100 BSC		2.54 BSC	
Н	0.050	BSC	1.27	BSC
J	0.008	0.015	0.21	0.38
K	0.110	0.130	2.80	3.30
L	0.295	0.305	7.50	7.74
M	0°	10°	0°	10 °
S	0.020	0.040	0.51	1.01

OUTLINE DIMENSIONS



- DIMENSIONING AND TOLERANCING PER ANSI
- CONTROLLING DIMENSION: MILLIMETER.
- DIMENSIONS A AND B DO NOT INCLUDE MOLD PROTRUSION.

 MAXIMUM MOLD PROTRUSION 0.15 (0.006)
- PER SIDE.
- DIMENSION D DOES NOT INCLUDE DAMBAR PROTRUSION. ALLOWABLE DAMBAR
 PROTRUSION SHALL BE 0.127 (0.005) TOTAL IN EXCESS OF THE D DIMENSION AT MAXIMUM MATERIAL CONDITION.

	MILLIN	METERS	INC	HES
DIM	MIN	MAX	MIN	MAX
Α	9.80	10.00	0.386	0.393
В	3.80	4.00	0.150	0.157
U	1.35	1.75	0.054	0.068
D	0.35	0.49	0.014	0.019
F	0.40	1.25	0.016	0.049
G	1.27 BSC		0.050	BSC
7	0.19	0.25	0.008	0.009
K	0.10	0.25	0.004	0.009
М	0°	7°	0°	7°
Р	5.80	6.20	0.229	0.244
R	0.25	0.50	0.010	0.019

Motorola reserves the right to make changes without further notice to any products herein. Motorola makes no warranty, representation or guarantee regarding the suitability of its products for any particular purpose, nor does Motorola assume any liability arising out of the application or use of any product or circuit, and specifically disclaims any and all liability, including without limitation consequential or incidental damages. "Typical" parameters which may be provided in Motorola data sheets and/or specifications can and do vary in different applications and actual performance may vary over time. All operating parameters, including "Typicals" must be validated for each customer application by customer's technical experts. Motorola does not convey any license under its patent rights nor the rights of others. Motorola products are not designed, intended, or authorized for use as components in systems intended for surgical implant into the body, or other applications intended to support or sustain life, or for any other application in which the failure of the Motorola product could create a situation where personal injury or death may occur. Should Buyer purchase or use Motorola products for any such unintended or unauthorized application, Buyer shall indemnify and hold Motorola and its officers, employees, subsidiaries, affiliates, and distributors harmless against all claims, costs, damages, and expenses, and reasonable attorney fees arising out of, directly or indirectly, any claim of personal injury or death associated with such unintended or unauthorized use, even if such claim alleges that Motorola was negligent regarding the design or manufacture of the part. Motorola and Marare registered trademarks of Motorola, Inc. Motorola, Inc. is an Equal Opportunity/Affirmative Action Employer.

USA/EUROPE/Locations Not Listed: Motorola Literature Distribution; P.O. Box 20912: Phoenix. Arizona 85036. 1-800-441-2447 or 602-303-5454

MFAX: RMFAX0@email.sps.mot.com - TOUCHTONE 602-244-6609 INTERNET: http://Design-NET.com

JAPAN: Nippon Motorola Ltd.; Tatsumi-SPD-JLDC, 6F Seibu-Butsuryu-Center, 3-14-2 Tatsumi Koto-Ku, Tokyo 135, Japan. 03-81-3521-8315

ASIA/PACIFIC: Motorola Semiconductors H.K. Ltd.; 8B Tai Ping Industrial Park, 51 Ting Kok Road, Tai Po, N.T., Hong Kong. 852-26629298



