Quad Analog Switch/Quad Multiplexer

The MC14016B quad bilateral switch is constructed with MOS P-channel and N-channel enhancement mode devices in a single monolithic structure. Each MC14016B consists of four independent switches capable of controlling either digital or analog signals. The quad bilateral switch is used in signal gating, chopper, modulator, demodulator and CMOS logic implementation.

- Diode Protection on All Inputs
- Supply Voltage Range = 3.0 Vdc to 18 Vdc
- · Linearized Transfer Characteristics
- Low Noise 12 nV/√Cycle, f ≥ 1.0 kHz typical
- Pin-for-Pin Replacements for CD4016B, CD4066B (Note improved transfer characteristic design causes more parasitic coupling capacitance than CD4016)
- For Lower R_{ON}, Use The HC4016 High–Speed CMOS Device or The MC14066B
- This Device Has Inputs and Outputs Which Do Not Have ESD Protection. Antistatic Precautions Must Be Taken.

MAXIMUM RATINGS* (Voltages Referenced to VSS)

Symbol	Symbol Parameter Value						
Symbol	Parameter	value	Unit				
V_{DD}	DC Supply Voltage	- 0.5 to + 18.0	٧				
V _{in} , V _{out}	Input or Output Voltage (DC or Transient)	-0.5 to $V_{DD} + 0.5$	٧				
l _{in}	Input Current (DC or Transient), per Control Pin	± 10	mA				
I _{sw}	Switch Through Current	± 25	mA				
PD	Power Dissipation, per Package†	500	mW				
T _{stg}	Storage Temperature	- 65 to + 150	°C				
TL	Lead Temperature (8–Second Soldering)	260	°C				


* Maximum Ratings are those values beyond which damage to the device may occur. †Temperature Derating:

Plastic "P and D/DW" Packages: – 7.0 mW/°C From 65°C To 125°C Ceramic "L" Packages: – 12 mW/°C From 100°C To 125°C

This device contains protection circuitry to guard against damage due to high static voltages or electric fields. However, precautions must be taken to avoid applications of any voltage higher than maximum rated voltages to this high-impedance circuit. For proper operation, V_{in} and V_{out} should be constrained to the range $V_{SS} \leq (V_{in} \text{ or } V_{out}) \leq V_{DD}.$ Unused inputs must always be tied to an appropriate logic voltage

level (e.g., either VSS or VDD). Unused outputs must be left open.

LOGIC DIAGRAM (1/4 OF DEVICE SHOWN)



MC14016B



L SUFFIX CERAMIC CASE 632



P SUFFIX PLASTIC CASE 646




D SUFFIX SOIC CASE 751A

ORDERING INFORMATION

MC14XXXBCP Plastic MC14XXXBCL Ceramic MC14XXXBD SOIC

 $T_A = -55^{\circ}$ to 125°C for all packages.



Control	Switch
0 = V _{SS}	Off
1 = V _{DD}	On



ELECTRICAL CHARACTERISTICS (Voltages Referenced to V_{SS})

			V _{DD}	− 55°C 25°C			125°C				
Characteristic	Figure	Symbol	Vdc	Min	Max	Min	Typ #	Max	Min	Max	Unit
Input Voltage Control Input	1	VIL	5.0 10 15	_ _ _	_ _ _	_ _ _	1.5 1.5 1.5	0.9 0.9 0.9	_ _ _	_ _ _	Vdc
		VIH	5.0 10 15		_ _ _	3.0 8.0 13	2.0 6.0 11	_ _ _	_	_ _ _	Vdc
Input Current Control	_	l _{in}	15	_	±0.1	_	±0.00001	±0.1	_	± 1.0	μAdc
Input Capacitance Control Switch Input Switch Output Feed Through	_	C _{in}	_ _ _ _	_ _ _ _	_ _ _ _	_ _ _ _	5.0 5.0 5.0 0.2	_ _ _ _	_ _ _ _	_ _ _ _	pF
Quiescent Current (Per Package)	2,3	I _{DD}	5.0 10 15	_ _ _	0.25 0.5 1.0		0.0005 0.0010 0.0015	0.25 0.5 1.0	_ _ _	7.5 15 30	μAdc
"ON" Resistance $(V_C = V_{DD}, R_L = 10 \text{ k}\Omega)$ $(V_{in} = + 5.0 \text{ Vdc})$ $(V_{in} = + 5.0 \text{ Vdc})$ $(V_{in} = + 5.0 \text{ Vdc})$ $(V_{in} = \pm 0.25 \text{ Vdc})$ $(V_{in} = \pm 0.25 \text{ Vdc})$ $(V_{in} = + 7.5 \text{ Vdc})$ $(V_{in} = - 7.5 \text{ Vdc}) \text{ V}_{SS} = - 7.5 \text{ Vdc}$ $(V_{in} = \pm 0.25 \text{ Vdc})$ $(V_{in} = + 10 \text{ Vdc})$ $(V_{in} = + 10 \text{ Vdc})$ $(V_{in} = + 5.6 \text{ Vdc})$ $(V_{in} = + 15 \text{ Vdc})$	4,5,6	RON	5.0 7.5	-	600 600 600 360 360 360 600 600 600	-	300 300 280 240 240 180 260 310 310 260 260	660 660 400 400 400 660 660 660 400 400	-	840 840 840 520 520 520 840 840 840 520 520	Ohms
$(V_{in} = + 0.25 \text{ Vdc}) \text{ VSS} = 0 \text{ Vdc}$ $(V_{in} = + 9.3 \text{ Vdc})$			15	_	360 360	_	300	400	_	520	
Δ "ON" Resistance Between any 2 circuits in a common package (VC = VDD) (Vin = \pm 5.0 Vdc, VSS = $-$ 5.0 Vdc) (Vin = \pm 7.5 Vdc, VSS = $-$ 7.5 Vdc)	_	ΔRON	5.0 7.5	_ _ _	_ _	_ _	15 10	_ _	_ _ _	_ _	Ohms
Input/Output Leakage Current (VC = VSS) (Vin = + 7.5, Vout = - 7.5 Vdc) (Vin = - 7.5, Vout = + 7.5 Vdc)	_	_	7.5 7.5	_ _	±0.1 ±0.1		±0.0015 ±0.0015	±0.1 ±0.1		± 1.0 ± 1.0	μAdc

NOTE: All unused inputs must be returned to $V_{\mbox{\scriptsize DD}}$ or $V_{\mbox{\scriptsize SS}}$ as appropriate for the circuit application.

[#]Data labelled "Typ" is not to be used for design purposes but is intended as an indication of the IC's potential performance.


^{**} For voltage drops across the switch (ΔV_{SWitch}) > 600 mV (> 300 mV at high temperature), excessive V_{DD} current may be drawn; i.e., the current out of the switch may contain both V_{DD} and switch input components. The reliability of the device will be unaffected unless the Maximum Ratings are exceeded. (See first page of this data sheet.) Reference Figure 14.


ELECTRICAL CHARACTERISTICS* ($C_L = 50 \text{ pF}, T_A = 25^{\circ}C$)

Characteristic	Figure	Symbol	V _{DD} Vdc	Min	Typ#	Max	Unit
Propagation Delay Time ($V_{SS} = 0 \text{ Vdc}$) V_{in} to V_{out} ($V_{C} = V_{DD}$, $R_{L} = 10 \text{ k}\Omega$)	7	tPLH, tPHL	5.0 10 15	_ _ _	15 7.0 6.0	45 15 12	ns
Control to Output $(V_{in} \le 10 \text{ Vdc}, R_L = 10 \text{ k}\Omega)$	8	tPHZ, tPLZ, tPZH, tPZL	5.0 10 15	_ _ _	34 20 15	90 45 35	ns
Crosstalk, Control to Output (VSS = 0 Vdc) (VC = VDD, R_{in} = 10 $k\Omega$, R_{out} = 10 $k\Omega$, f = 1.0 kHz)	9	_	5.0 10 15	_ _ _	30 50 100	_ _ _	mV
Crosstalk between any two switches (VSS = 0 Vdc) $ (R_L = 1.0 \text{ k}\Omega, f = 1.0 \text{ MHz}, $ $ \text{crosstalk} = 20 \log_{10} \frac{V_{out1}}{V_{out2}}) $	_		5.0	1	- 80	1	dB
Noise Voltage (VSS = 0 Vdc) (VC = VDD, f = 100 Hz) (VC = VDD, f = 100 kHz)	10,11		5.0 10 15 5.0 10	111 111	24 25 30 12 12 15	111 111	nV/√Cycle
Second Harmonic Distortion (VSS = -5.0 Vdc) (Vin = 1.77 Vdc, RMS Centered @ 0.0 Vdc, RL = $10 \text{ k}\Omega$, f = 1.0 kHz)	_	_	5.0	_	0.16	_	%
$\begin{split} &\text{Insertion Loss ($V_C = V_{DD}$, $V_{in} = 1.77$ Vdc,} \\ &V_{SS} = -5.0$ Vdc, RMS centered = 0.0$ Vdc, $f = 1.0$ MHz) \\ &I_{loss} = 20 log_{10} \frac{V_{out}}{V_{in}}) \\ &(R_L = 1.0 \text{ k}\Omega) \\ &(R_L = 100 \text{ k}\Omega) \\ &(R_L = 100 \text{ k}\Omega) \\ &(R_L = 1.0 \text{ M}\Omega) \end{split}$	12		5.0	 	2.3 0.2 0.1 0.05	 - - -	dB
$\begin{aligned} & \text{Bandwidth } (-3.0 \text{ dB}) \\ & \text{(VC = VDD, V}_{in} = 1.77 \text{ Vdc, V}_{SS} = -5.0 \text{ Vdc,} \\ & \text{RMS centered } @ 0.0 \text{ Vdc)} \\ & \text{(RL = } 1.0 \text{ k}\Omega) \\ & \text{(RL = } 10 \text{ k}\Omega) \\ & \text{(RL = } 100 \text{ k}\Omega) \\ & \text{(RL = } 1.0 \text{ M}\Omega) \end{aligned}$	12,13	BW	5.0		54 40 38 37	1111	MHz
OFF Channel Feedthrough Attenuation $ \begin{array}{l} (V_SS=-5.0 \text{ Vdc}) \\ (V_C=V_{SS}, 20 \log_{10} \frac{V_{out}}{V_{in}} = -50 \text{ dB}) \\ (R_L=1.0 \text{ k}\Omega) \\ (R_L=10 \text{ k}\Omega) \\ (R_L=100 \text{ k}\Omega) \\ (R_L=100 \text{ k}\Omega) \\ (R_L=1.0 \text{ M}\Omega) \end{array} $	_	_	5.0	 - -	1250 140 18 2.0	 - -	kHz

#Data labelled "Typ" is not to be used for design purposes but is intended as an indication of the IC's potential performance.

PIN ASSIGNMENT





 V_{IH} : When V_{C} = V_{IH} to V_{DD} , the switch is ON and the R_{ON} specifications are met.

Figure 1. Input Voltage Test Circuit




Figure 2. Quiescent Power Dissipation Test Circuit




Figure 3. Typical Power Dissipation per Circuit (1/4 of device shown)

TYPICAL RON versus INPUT VOLTAGE




Figure 4. VSS = -5.0 V and -7.5 V




Figure 5. $V_{SS} = 0 V$




Figure 6. R_{ON} Characteristics Test Circuit




Figure 8. Turn-On Delay Time Test Circuit and Waveforms




Figure 10. Noise Voltage Test Circuit




Figure 7. Propagation Delay Test Circuit and Waveforms




Figure 9. Crosstalk Test Circuit





Figure 11. Typical Noise Characteristics



V_C + 2.5 Vdc V_{in} -2.5 Vdc

Figure 12. Typical Insertion Loss/Bandwidth Characteristics

Figure 13. Frequency Response Test Circuit




Figure 14. ΔV Across Switch

APPLICATIONS INFORMATION

Figure A illustrates use of the Analog Switch. The 0–to–5 V Digital Control signal is used to directly control a 5 V_{p-p} analog signal.

The digital control logic levels are determined by V_{DD} and V_{SS} . The V_{DD} voltage is the logic high voltage; the V_{SS} voltage is logic low. For the example, $V_{DD} = +5$ V logic high at the control inputs; $V_{SS} = GND = 0$ V logic low.

The maximum analog signal level is determined by V_{DD} and V_{SS} . The analog voltage must not swing higher than V_{DD} or lower than V_{SS} .

The example shows a 5 V_{p-p} signal which allows no margin at either peak. If voltage transients above V_{DD} and/or below V_{SS} are anticipated on the analog channels, external diodes (D_X) are recommended as shown in Figure B. These diodes should be small signal types able to absorb the maximum anticipated current surges during clipping.

The absolute maximum potential difference between V_{DD} and V_{SS} is 18.0 V. Most parameters are specified up to 15 V which is the *recommended* maximum difference between V_{DD} and V_{SS} .




Figure A. Application Example





Figure B. External Germanium or Schottky Clipping Diodes

OUTLINE DIMENSIONS



- IOTES:

 1. DIMENSIONING AND TOLERANCING PER ANSI Y14.5M, 1982.

 2. CONTROLLING DIMENSION: INCH.


 3. DIMENSION I TO CENTER OF LEAD WHEN FORMED PARALLEL.


 4. DIMENSION F MAY NARROW TO 0.76 (0.030) WHERE THE LEAD ENTERS THE CERAMIC BODY.

	INC	INCHES MILL			
DIM	MIN	MAX	MIN	MAX	
Α	0.750	0.785	19.05	19.94	
В	0.245	0.280	6.23	7.11	
С	0.155	0.200	3.94	5.08	
D	0.015	0.020	0.39	0.50	
F	0.055	0.065	1.40	1.65	
G	0.100	BSC	2.54	BSC	
J	0.008	0.015	0.21	0.38	
K	0.125	0.170	3.18	4.31	
L	0.300	BSC	7.62	BSC	
M	0°	15°	0 °	15°	
N	0.020	0.040	0.51	1.01	

P SUFFIX

PLASTIC DIP PACKAGE CASE 646-06 ISSUE L






- NOTES:

 1. LEADS WITHIN 0.13 (0.005) RADIUS OF TRUE POSITION AT SEATING PLANE AT MAXIMUM MATERIAL CONDITION.

 2. DIMENSION L TO CENTER OF LEADS WHEN FORMED PARALLEL.
- S. DIMENSION B DOES NOT INCLUDE MOLD FLASH.
 ROUNDED CORNERS OPTIONAL.

	INC	HES	MILLIMETERS			
DIM	MIN	MAX	MIN	MAX		
Α	0.715	0.770	18.16	19.56		
В	0.240	0.260	6.10	6.60		
С	0.145	0.185	3.69	4.69		
D	0.015	0.021	0.38	0.53		
F	0.040	0.070	1.02	1.78		
G	0.100	BSC	2.54 BSC			
Н	0.052	0.095	1.32	2.41		
J	0.008	0.015	0.20	0.38		
K	0.115	0.135	2.92	3.43		
L	0.300	BSC	7.62	BSC		
M	0°	10°	0°	10°		
N	0.015	0.039	0.39	1.01		

OUTLINE DIMENSIONS



NOTES:

- 1. DIMENSIONING AND TOLERANCING PER ANSI Y14.5M, 1982.
 2. CONTROLLING DIMENSION: MILLIMETER.
- DIMENSIONS A AND B DO NOT INCLUDE
 MOLD PROTRUSION.
- MAXIMUM MOLD PROTRUSION 0.15 (0.006) PER SIDE
- 5. DIMENSION D DOES NOT INCLUDE DAMBAR PROTRUSION. ALLOWABLE DAMBAR PROTRUSION SHALL BE 0.127 (0.005) TOTAL IN EXCESS OF THE D DIMENSION AT MAXIMUM MATERIAL CONDITION.

	MILLIN	METERS	INC	HES
DIM	MIN	MAX	MIN	MAX
Α	8.55	8.75	0.337	0.344
В	3.80	4.00	0.150	0.157
С	1.35	1.75	0.054	0.068
D	0.35	0.49	0.014	0.019
F	0.40	1.25	0.016	0.049
G	1.27	BSC	0.050	BSC
J	0.19	0.25	0.008	0.009
K	0.10	0.25	0.004	0.009
M	0 °	7°	0 °	7°
P	5.80	6.20	0.228	0.244
R	0.25	0.50	0.010	0.019

Motorola reserves the right to make changes without further notice to any products herein. Motorola makes no warranty, representation or guarantee regarding the suitability of its products for any particular purpose, nor does Motorola assume any liability arising out of the application or use of any product or circuit, and specifically disclaims any and all liability, including without limitation consequential or incidental damages. "Typical" parameters which may be provided in Motorola data sheets and/or specifications can and do vary in different applications and actual performance may vary over time. All operating parameters, including "Typicals" must be validated for each customer application by customer's technical experts. Motorola does not convey any license under its patent rights nor the rights of others. Motorola products are not designed, intended, or authorized for use as components in systems intended for surgical implant into the body, or other applications intended to support or sustain life, or for any other application in which the failure of the Motorola product could create a situation where personal injury or death may occur. Should Buyer purchase or use Motorola products for any such unintended or unauthorized application, Buyer shall indemnify and hold Motorola and its officers, employees, subsidiaries, affiliates, and distributors harmless against all claims, costs, damages, and expenses, and reasonable attorney fees arising out of, directly or indirectly, any claim of personal injury or death associated with such unintended or unauthorized use, even if such claim alleges that Motorola was negligent regarding the design or manufacture of the part. Motorola and Marare registered trademarks of Motorola, Inc. Motorola, Inc. is an Equal Opportunity/Affirmative Action Employer.

USA/EUROPE/Locations Not Listed: Motorola Literature Distribution; P.O. Box 20912: Phoenix. Arizona 85036. 1-800-441-2447 or 602-303-5454

MFAX: RMFAX0@email.sps.mot.com - TOUCHTONE 602-244-6609 INTERNET: http://Design-NET.com

JAPAN: Nippon Motorola Ltd.; Tatsumi-SPD-JLDC, 6F Seibu-Butsuryu-Center, 3-14-2 Tatsumi Koto-Ku, Tokyo 135, Japan. 03-81-3521-8315

ASIA/PACIFIC: Motorola Semiconductors H.K. Ltd.; 8B Tai Ping Industrial Park, 51 Ting Kok Road, Tai Po, N.T., Hong Kong. 852-26629298



