
Phase-Frequency Detector


The MC12040 is a phase–frequency detector intended for use in systems requiring zero phase and frequency difference at lock. In combination with a voltage controlled oscillator (such as the MC1648, MC12147, MC12148 or MC12149), it is useful in a broad range of phase–locked loop applications. Operation of this device is identical to that of Phase Detector #1 of the MC4044. A discussion of the theory of operation and applications information is given on the MC4344/4044 data sheet.

• Operating Frequency = 80MHz Typical




Pinout: 14-Lead Package (Top View)

LOGIC DIAGRAM



TRUTH TABLE

This is not strictly a functional truth table; i.e., it does not cover all possible modes of operation. However, it gives a sufficient number of tests to ensure that the device will function properly in all modes of operation.



Inp	uts	Outputs							
R	۷	U	D	Ū	D				
0 0 1 0	0 1 1 1	X X X X	× × × ×	x	X X X X				
1 0 1 1	1 1 1 0	1 1 1 1	0 0 0 0	0 0 0 0	1 1 1 1				
1 1 1 1	1 0 1 0	0 0 0 0	0 0 1 1	1 1 1	1 1 0 0				
1 0 1	1 1 1	0 0 0	1 1 0	1 1 1	0 0 1				


X = Don't Care



7/93


ELECTRICAL CHARACTERISTICS


The MC12040 has been designed to meet the dc specifications shown in the test table after thermal equilibrium has been established. Outputs are terminated through a 50 ohm resistor to +3.0V for +5.0V tests and through a 50 ohm resistor to -2.0V for -5.2V tests.



										TEST VOLTAGE VALUES						
												(Volts)				
							a	2 Test Tem	perature	V _{IHmax}	V _{ILmin}	V _{IHAmin}	V _{ILAmax}	V _{EE}		
									0°C	-0.840	-1.870	-1.145	-1.490	-5.2		
									25°C	-0.810	-1.850	-1.105	-1.475	-5.2		
Supply Vo	ltage = -5.2V		_						75°C	-0.720	-1.830	-1.045	-1.450	-5.2		
					_	MC12040	_			тгет				0.14		
		Pin Under	0	°C	25	°C	75	°C			VOLIAGE		U PING BEL			
Symbol	Characteristics	Test	Min	Max	Min	Max	Min	Max	Unit	V _{IHmax}	V _{ILmin}	V _{IHAmin}	V _{ILAmax}	V _{EE}	(V _{CC}) Gnd	
ΙE	Power Supply Drain	7			-120	-60			mAdc					7	1,14	
I _{INH}	Input Current	6 9				350 350			μAdc	6 9				7 7	1,14 1,14	
∨ _{OH} 1	Logic "1" Output Voltage	3 4 11 12	-1.000	-0.840	-0.960	-0.810	-0.900	-0.720	Vdc					7	1,14	
V _{OL} 1	Logic "0" Output Voltage	3 4 11 12	-1.870	-1.635	-1.850	-1.620	-1.830	-1.595	Vdc					7	1,14	
V _{OHA} ²	Logic "1" Input Voltage	3 4 11 12	-1.020		-0.980		-0.920		Vdc			6.9		7	1,14	
V _{OLA} ²	Logic "0" Input Voltage	3 4 11 12		-1.615		-1.600		-1.575	Vdc			9 6 9 6	6 9 6 9	7	1,14	

											TEST	VOLTAGE V	ALUES		
												(Volts)			
							a	e Test Tem	perature	V _{IHmax}	V _{ILmin}	V _{IHAmin}	V _{ILAmax}	V _{EE}	
									0°C	+4.160	+3.130	+3.855	+3.510	+5.0	
									25°C	+4.190	+3.150	+3.895	+3.525	+5.0	
Supply Vo	Supply Voltage = +5.0V 75°C +4.280 +3.170 +3.955 +3.550 +5.0									+5.0					
						MC12040	-			TEST				-w	
		Pin Under	0	C	25	°C	75	°C		1201	TEST VOLTAGE APPLIED TO PINS BELOW				
Symbol	Characteristics	Test	Min	Мах	Min	Мах	Min	Мах	Unit	V _{IHmax}	V _{ILmin}	V _{IHAmin}	V _{ILAmax}	VEE	(V _{CC}) Gnd
ΙE	Power Supply Drain	7			-115	-60			mAdc					1,14	7
INH	Input Current	6 9				350 350			μAdc	6 9				1,14 1,14	7 7
∨ _{OH} 1	Logic "1" Output Voltage	3 4 11 12	4.000	4.160	4.040	4.190	4.100	4.280	Vdc					1,14	7
V _{OL} 1	Logic "0" Output Voltage	3 4 11 12	3.190	3.430	3.210	3.440	3.230	3.470	Vdc					1,14	7
V _{OHA} ²	Logic "1" Input Voltage	3 4 11 12	3.980		4.020		4.080		Vdc			6.9		1,14	7
V _{OLA} ²	Logic "0" Input Voltage	3 4 11 12		3.450		3.460		3.490	Vdc			9 6 9 6	6 9 6 9	1,14	7





NOTES:

- 1 All input and output cables to the scope are equal lengths of 50 Ω coaxial cable.
- 2~ Unused input and outputs are connected to a $50\,\Omega$ resistor to ground.
- 3 The device under test must be preconditioned before performing the ac tests. Preconditioning may be accomplished by applying pulse generator 1 for a minimum of two pulses prior to pulse generator 2. The device must be preconditioned again when inputs to pins 6 and 9 are interchanged. The same technique applies.

Figure	1. AC	Tests
--------	-------	-------

				MC12040				TEST VOLTAGES/WAVEFORMS				
				0°C	25°C	85°C		APP	APPLIED TO PINS LISTED			
Symbol	Characteristic	Pin Under Test	Output Waveform	Max	Max	Max	Unit	Pulse Gen 1	Pulse Gen 2	V _{EE} -3.0 or -3.2V	V _{CC} +2.0V	
t_{6+4+} t_{6+12+} t_{6+3-} t_{6+11-} t_{9+11+} t_{9+3+} t_{9+12-} t_{9+4-}	Propagation Delay	6,4 6,12 6,3 6,11 9,11 9,3 9,12 9,4	B A A B B A B B	4.6 6.0 4.5 6.4 4.6 6.0 4.5 6.4	4.6 6.0 4.5 6.4 4.6 6.0 4.5 6.4	5.0 6.6 4.9 7.0 5.0 6.6 4.9 7.0	ns	6 9 9 9 6 9 6	9 6 9 6 9 6 9	7	1,14	
t3+ t4+ t11+ t14+	Output Rise Time	3 4 11 14	A B B A	3.4	3.4	3.8	ns	6 6 9 9	9 9 6 6	7	1,14	
t3_ t4_ t11_ t14_	Output Fall Time	3 4 11 14	A B B A	3.4	3.4	3.8	ns	6 6 9 9	9 9 6 6	7	1,14	

APPLICATIONS INFORMATION

The MC12040 is a logic network designed for use as a phase comparator for MECL–compatible input signals. It determines the "lead" or "lag" phase relationship and the time difference between the leading edges of the waveforms. Since these edges occur only once per cycle, the detector has a range of $+2\pi$ radians.

Operation of the device may be illustrated by assuming two waveforms, R and V (Figure 2), of the same frequency but differing in phase. If the logic had established by past history that R was leading V, the U output of the detector (pin 4) would produce a positive pulse width equal to the phase difference and the D output (pin 11) would simply remain low.

On the other hand, it is also possible that V was leading R (Figure 2), giving rise to a positive pulse on the D output and a constant low level on the U output pin. Both outputs for the sample condition are valid since the determination of lead or lag is dependent on past edge crossing and initial conditions at start–up. A stable phase–locked loop will result from either condition.

Phase error information is contained in the output duty cycle-that is, the ratio of the output pulse width to total period. By integrating or low–pass filtering the outputs of the detector and shifting the level to accommodate ECL swings, usable analog information for the voltage controlled oscillator can be developed. A circuit useful for this function is shown in Figure 3.

Proper level shifting is accomplished by differentially driving the operational amplifier from the normally high outputs of the phase detector (U and D). Using this technique the quiescent differential voltage to the operational amplifier is zero (assuming matched "1" levels from the phase detector). The U and D outputs are then used to pass along phase information to the operational amplifier. Phase error summing is accomplished through resistors R1 connected to the inputs of the operational amplifier. Some R–C filtering imbedded within the input network (Figure 3) may be very beneficial since the very narrow correctional pulses of the MC12040 would not normally be integrated by the amplifier. General design guides for calculating R1, R2, and C are included in the MC4044 data sheet. Phase detector gain for this configuration is approximately 0.16 volts/radian.

System phase error stems from input offset voltage in the operational amplifier, mismatching of nominally equal resistors, and mismatching of phase detector "high" states between the outputs used for threshold setting and phase measuring. All these effects are reflected in the gain constant. For example, a 16mV offset voltage in the amplifier would cause an error of 0.016/0.16 = 0.1 radian or 5.7 degrees of error. Phase error can be trimmed to zero initially by trimming either input offset or one of the threshold resistors (R1 in Figure 3). Phase error over temperature depends on how much the offending parameters drift.




Figure 2. Timing Diagram






Figure 3. Typical Filter and Summing Network

OUTLINE DIMENSIONS



OUTLINE DIMENSIONS



Motorola reserves the right to make changes without further notice to any products herein. Motorola makes no warranty, representation or guarantee regarding the suitability of its products for any particular purpose, nor does Motorola assume any liability arising out of the application or use of any product or circuit, and specifically disclaims any and all liability, including without limitation consequential or incidental damages. "Typical" parameters can and do vary in different applications. All operating parameters, including "Typicals" must be validated for each customer application by customer's technical experts. Motorola does not convey any license under its patent rights nor the rights of others. Motorola products are not designed, intended, or authorized for use as components in systems intended for surgical implant into the body, or other applications intended to support or sustain life, or for any other application in which the failure of the Motorola product could create a situation where personal injury or death may occur. Should Buyer purchase or use Motorola products for any such unintended or unauthorized application, Buyer shall indemnify and hold Motorola and its officers, employees, subsidiaries, affiliates, and distributors harmless against all claims, costs, damages, and reasonable attorney fees arising out of, directly or indirectly, any claim of personal injury or death Motorola was negligent regarding the design or manufacture of the part. Motorola and the are registered trademarks of Motorola, Inc. Motorola, Inc. is an Equal Opportunity/Affirmative Action Employer.

Literature Distribution Centers:

USA: Motorola Literature Distribution; P.O. Box 20912; Phoenix, Arizona 85036. EUROPE: Motorola Ltd.; European Literature Centre; 88 Tanners Drive, Blakelands, Milton Keynes, MK14 5BP, England. JAPAN: Nippon Motorola Ltd.; 4-32-1, Nishi-Gotanda, Shinagawa-ku, Tokyo 141 Japan. ASIA-PACIFIC: Motorola Semiconductors H.K. Ltd.; Silicon Harbour Center, No. 2 Dai King Street, Tai Po Industrial Estate, Tai Po, N.T., Hong Kong.



