Product Preview Low Voltage 1:15 Differential ECL/PECL Clock Driver

The MC100LVE222 is a low voltage, low skew 1:15 differential ECL fanout buffer designed with clock distribution in mind. The device features fully differential clock paths to minimize both device and system skew. The LVE222 can be used as a simple fanout buffer or outputs can be configured to provide half frequency outputs. The combination of 1x and 1/2x frequencies is flexible providing for a myriad of combinations. All timing differences between the 1x and 1/2x signals are compensated for internal to the chip so that the output-to-output skew is identical regardless of what output frequencies are selected.

- Fifteen Differential Outputs
- 200ps Part-to-Part Skew
- 50ps Output-to-Output Skew
- Selectable 1x or 1/2x Frequency Outputs
- Low Voltage ECL/PECL Compatible
- TQFP Packaging

For applications which require a single–ended input, the V_{BB} reference voltage is supplied. For single–en<u>ded</u> input applications the V_{BB} reference should be connected to the CLK input and bypassed to ground via a 0.01 μ f capacitor. The input signal is then driven into the CLK input.

To ensure that the tight skew specification is met it is necessary that both sides of the differential output are terminated into 50Ω , even if only one side is being used. In most applications all fifteen differential pairs will be used and therefore terminated. In the case where fewer than fifteen pairs are used it is necessary to terminate at least the output pairs adjacent to the output pair being used in order to maintain minimum skew. Failure to follow this guideline will result in small degradations of propagation delay (on the order of 10–20ps) of the outputs being used, while not catastrophic to most designs this will result in an increase in skew. Note that the package corners isolate outputs from one another such that the guideline expressed above holds only for outputs on the same side of the package.

The MC100LVE222, as with most ECL devices, can be operated from a positive V_{CC} supply in PECL mode. This allows the LVE222 to be used for high performance clock distribution in +3.3V systems. Designers can take advantage of the LVE222's performance to distribute low skew clocks across the backplane or the board. In a PECL environment series or Thevenin line terminations are typically used as they require no additional power supplies, if parallel termination is desired a terminating voltage of V_{CC}-2.0V will need to be provided. For more information on using PECL, designers should refer to Motorola Application Note AN1406/D.

The MC100LVE222 is packaged in the 52–lead TQFP package. For a 3.3V supply this package provides the optimum performance and minimizes board space requirements. The LVE222 will operate from a standard 100E 4.5V supply, however for this supply voltage special thermal considerations are required. The 52–lead TQFP utilizes a 10x10mm body with a lead pitch of 0.65mm.

This document contains information on a product under development. Motorola reserves the right to change or discontinue this product without notice.



MC100LVE222



2/95



LOGIC SYMBOL



ECL DC CHARACTERISTICS

			–40°C		0°C				25°C					
Symbol	Characteristic	Min	Тур	Max	Unit									
VOH	Output HIGH Voltage	-1.085	-1.005	-0.880	-1.025	-0.955	-0.880	-1.025	-0.955	-0.880	-1.025	-0.955	-0.880	V
V _{OL}	Output LOW Voltage	-1.830	-1.695	-1.555	-1.810	-1.705	-1.620	-1.810	-1.705	-1.620	-1.810	-1.705	-1.620	V
VIH	Input HIGH Voltage	-1.165		-0.880	-1.165		-0.880	-1.165		-0.880	-1.165		-0.880	V
VIL	Input LOW Voltage	-1.810		-1.475	-1.810		-1.475	-1.810		-1.475	-1.810		-1.475	V
V _{BB}	Output Reference Voltage	-1.38		-1.26	-1.38		-1.26	-1.38		-1.26	-1.38		-1.26	V
VEE	Power Supply Voltage ¹	-3.0		-5.25	-3.0		-5.25	-3.0		-5.25	-3.0		-5.25	V
Ιн	Input HIGH Current			150			150			150			150	μΑ
IEE	Power Supply Current		80			80			80			80		mA

1. Special thermal handling required for VEE < -3.8V.

PECL DC CHARACTERISTICS

			–40°C			0°C			25°C					
Symbol	Characteristic	Min	Тур	Max	Unit									
V _{OH}	Output HIGH Voltage ¹	2.215	2.295	2.420	2.275	2.345	2.420	2.275	2.345	2.420	2.275	2.345	2.420	V
V _{OL}	Output LOW Voltage ¹	1.470	1.605	1.745	1.490	1.595	1.680	1.490	1.595	1.680	1.490	1.595	1.680	V
VIH	Input HIGH Voltage ¹	2.135		2.420	2.135		2.420	2.135		2.420	2.135		2.420	V
VIL	Input LOW Voltage ¹	1.490		1.825	1.490		1.825	1.490		1.825	1.490		1.825	V
V _{BB}	Output Reference Volt- age ¹	1.92		2.04	1.92		2.04	1.92		2.04	1.92		2.04	V
V _{CC}	Power Supply Voltage ²	3.0		5.25	3.0		5.25	3.0		5.25	3.0		5.25	V
Чн	Input HIGH Current			150			150			150			150	μΑ
IEE	Power Supply Current		80			80			80			80		mA

1. These values are for V_{CC} = 3.3V. Level Specifications will vary 1:1 with V_{CC}. 2. Special thermal handling required for V_{CC} > 3.8V.

AC CHARACTERISTICS (VEE = VEE (min) to VEE (max); VCC = VCCO = GND)

		-40°C			O°C			25°C			85°C				
Symbol	Characteristic	Min	Тур	Max	Min	Тур	Max	Min	Тур	Max	Min	Тур	Max	Unit	Condition
^t PLH ^t PHL	Propagation Delay to Output IN (differential) IN (single–ended)		1.0 1.0			1.0 1.0			1.0 1.0			1.0 1.0		ns	Note 1 Note 2
^t skew	Within–Device Skew Part–to–Part Skew (Diff)			50 250			50 200			50 200			50 200	ps	Note 3
V _{PP}	Minimum Input Swing	500			500			500			500			mV	Note 4
VCMR	Common Mode Range	-1.5		-0.4	-1.5		-0.4	-1.5		-0.4	-1.5		-0.4	V	Note 5
t _r /t _f	Output Rise/Fall Time	200		600	200		600	200		600	200		600	ps	20%–80%

1. The differential propagation delay is defined as the delay from the crossing points of the differential input signals to the crossing point of the differential output signals. See Definitions and Testing of ECLinPS AC Parameters in Chapter 1 (page 1-12) of the Motorola High Performance ECL Data Book (DL140/D).

The single-ended propagation delay is defined as the delay from the 50% point of the input signal to the 50% point of the output signal. See *Definitions and Testing of ECLinPS AC Parameters* in Chapter 1 (page 1–12) of the Motorola High Performance ECL Data Book (DL140/D). 2. 3. The within-device skew is defined as the worst case difference between any two similar delay paths within a single device.

Vpp(min) is defined as the minimum input differential voltage which will cause no increase in the propagation delay. The Vpp(min) is AC limited 4. for the LVE222 as a differential input as low as 50 mV will still produce full ECL levels at the output.

5. VCMR is defined as the range within which the VIH level may vary, with the device still meeting the propagation delay specification. The VII level must be such that the peak to peak voltage is less than 1.0 V and greater than or equal to Vpp(min).



-X-X=L, M, N

G

BASE METAL

U

0.067

7 0°

13

12° REF

θ1

θ2 θ3 12° REF

50 13

Motorola reserves the right to make changes without further notice to any products herein. Motorola makes no warranty, representation or guarantee regarding the suitability of its products for any particular purpose, nor does Motorola assume any liability arising out of the application or use of any product or circuit, and specifically disclaims any and all liability, including without limitation consequential or incidental damages. "Typical" parameters which may be provided in Motorola data sheets and/or specifications can and do vary in different applications and actual performance may vary over time. All operating parameters, including "Typicals" must be validated for each customer application by customer's technical experts. Motorola does not convey any license under its patent rights nor the rights of others. Motorola products are not designed, intended, or authorized for use as components in systems intended for surgical implant into the body, or other applications intended to support or sustain life, or for any other application in which the failure of the Motorola product could create a situation where personal injury or death may occur. Should Buyer purchase or use Motorola products for any such unintended or unauthorized application, Buyer shall indemnify and hold Motorola and its officers, employees, subsidiaries, affiliates, and distributors harmless against all claims, costs, damages, and expenses, and reasonable attorney fees arising out of, directly or indirectly, any claim of personal injury or death associated with such unintended or unauthorized use, even if such claim alleges that Motorola was negligent regarding the design or manufacture of the part. Motorola and was negligent regarding the design or manufacture of the part. Motorola and was negligent regarding the design or manufacture of the part. Motorola and was negligent regarding the design or manufacture of the part. Motorola and was negligent regarding the design or manufacture of the part. Motorola and was negligent regarding the de

How to reach us:

USA/EUROPE/Locations Not Listed: Motorola Literature Distribution; P.O. Box 20912; Phoenix, Arizona 85036. 1–800–441–2447 or 602–303–5454

٥

MFAX: RMFAX0@email.sps.mot.com - TOUCHTONE 602-244-6609 INTERNET: http://Design-NET.com JAPAN: Nippon Motorola Ltd.; Tatsumi–SPD–JLDC, 6F Seibu–Butsuryu–Center, 3–14–2 Tatsumi Koto–Ku, Tokyo 135, Japan. 03–81–3521–8315

ASIA/PACIFIC: Motorola Semiconductors H.K. Ltd.; 8B Tai Ping Industrial Park, 51 Ting Kok Road, Tai Po, N.T., Hong Kong. 852–26629298

MC100LVE222/D

