



C-MOS 512 K (65,536 × 8)-BIT EPROM

—TOP VIEW—



A0 - A15 : ADDRESS INPUTS

 $\overline{CE}$: CHIP ENABLE INPUT

D0 - D7 : DATA OUTPUTS

 $\overline{OE}$: OUTPUT ENABLE INPUT V_{PP} : PROGRAM POWER SUPPLY

An	CE	$\overline{\text{OE}}/\text{VPP}$	VDD	Dn	FUNCTION
A _{IN}	0	0	+5 V	D _{OUT}	READ
A _{IN}	0	1	+5 V	HI-Z	OUTPUT DISABLE
x	1	x	+5 V	HI-Z	STANDBY
A _{IN}	0	+12.5 V	+6 V	D _{IN}	PGM
A _{IN}	0	0	+6 V	D _{OUT}	PGM VERIFY
x	1	+12.5 V	+6 V	HI-Z	PGM INH

0 : LOW LEVEL
1 : HIGH LEVEL
x : DON'T CARE
HI-Z : HIGH IMPEDANCE

