


C-MOS 16,384 (2 K × 8)-BIT DUAL PORT SRAM

—TOP VIEW—



A0L - A10L, A0R - A10R : ADDRESS INPUTS

I/O0L - I/O7L, I/O0R - I/O7R : DATA INPUTS/OUTPUTS

 $\overline{\text{CSL}}$, $\overline{\text{CSR}}$: CHIP SELECT INPUT $\overline{\text{WEL}}$, $\overline{\text{WER}}$: WRITE ENABLE INPUT $\overline{\text{OEL}}$, $\overline{\text{OER}}$: OUTPUT ENABLE INPUT $\overline{\text{BUSYL}}$, $\overline{\text{BUSYR}}$: BUSY OUTPUT $\overline{\text{INTL}}$, $\overline{\text{INTR}}$: INTERRUPT OUTPUT

