

Data 10-bit bus transceiver (3-State)**MB2861****DESCRIPTION**

The MB2861 bus transceiver provides high performance bus interface buffering for wide data/address paths of buses carrying parity.

The MB2861 10-bit bus transceiver has NOR-ed transmit and receive output enables for maximum control flexibility.

buffering for wide data/address paths or buses carrying parity

- Buffered control inputs for light loading, or increased fan-in as required with MOS microprocessors
- Output capability: +64mA/-32mA
- Power-up 3-State

- Live insertion/extraction permitted
- Latch-up protection exceeds 500mA per Jedec JC40.2 Std 17
- ESD protection exceeds 2000 V per MIL STD 883 Method 3015 and 200 V per Machine Model

FEATURES



- Provides high performance bus interface

QUICK REFERENCE DATA

SYMBOL	PARAMETER	CONDITIONS $T_{amb} = 25^{\circ}\text{C}$; GND = 0V	TYPICAL	UNIT
t_{PLH} t_{PHL}	Propagation delay nAx to nBx or nBx to nAx	$C_L = 50\text{pF}$; $V_{CC} = 5\text{V}$	3.4	ns
C_{IN}	Input capacitance	$V_I = 0\text{V}$ or V_{CC}	4	pF
$C_{I/O}$	I/O capacitance	$V_O = 0\text{V}$ or V_{CC} ; 3-State	7	pF
I_{CCZ}	Total supply current	Outputs disabled; $V_{CC} = 5.5\text{V}$	500	nA

ORDERING INFORMATION

PACKAGES	TEMPERATURE RANGE	ORDER CODE	DRAWING NUMBER
52-Pin Plastic Quad Flat Pack	-40°C to +85°C	MB2861BB	1418B


PIN CONFIGURATION**LOGIC SYMBOL**

Data 10-bit bus transceiver (3-State)

MB2861

PIN DESCRIPTION

PIN NUMBER	SYMBOL	FUNCTION
47, 20	$\overline{1OEAB}$, $\overline{2OEAB}$	A side to B side output enable inputs (active-Low)
45, 44, 42, 41, 39, 38, 37, 36, 35, 34 33, 32, 31, 29, 28, 27, 25, 24, 23, 22	1A0-1A9, 2A02nA9	Data inputs/outputs (A side)
48, 49, 50, 51, 1, 2, 3, 5, 6, 7 8, 9, 10, 11, 12, 13, 15, 16, 18, 19	1B0-1B9, 2B02nB9	Data outputs/outputs (B side)
46, 21	$\overline{1OEBA}$, $\overline{2OEBA}$	B side to A side output enable inputs (active-Low)
4, 17, 30, 43	GND	Ground (0V)
14, 26, 40, 52	V _{CC}	Positive supply voltage

LOGIC SYMBOL (IEEE/IEC)**FUNCTION TABLE**


INPUTS		OPERATING MODE
nOEAB	nOEBA	
L	H	A data to B bus
H	L	B data to A bus
H	H	Z

H = High voltage level

L = Low voltage level

X = Don't care

Z = High impedance "off" state

LOGIC DIAGRAM

Data 10-bit bus transceiver (3-State)

MB2861

ABSOLUTE MAXIMUM RATINGS^{1, 2}

SYMBOL	PARAMETER	CONDITIONS	RATING	UNIT
V _{CC}	DC supply voltage		-0.5 to +7.0	V
I _{IK}	DC input diode current	V _I < 0	-18	mA
V _I	DC input voltage ³		-1.2 to +7.0	V
I _{OK}	DC output diode current	V _O < 0	-50	mA
V _{OUT}	DC output voltage ³	output in Off or High state	-0.5 to +5.5	V
I _{OUT}	DC output current	output in Low state	128	mA
T _{stg}	Storage temperature range		-65 to 150	°C

NOTES:

1. Stresses beyond those listed may cause permanent damage to the device. These are stress ratings only and functional operation of the device at these or any other conditions beyond those indicated under "recommended operating conditions" is not implied. Exposure to absolute-maximum-rated conditions for extended periods may affect device reliability.
2. The performance capability of a high-performance integrated circuit in conjunction with its thermal environment can create junction temperatures which are detrimental to reliability. The maximum junction temperature of this integrated circuit should not exceed 150°C.
3. The input and output voltage ratings may be exceeded if the input and output current ratings are observed.

RECOMMENDED OPERATING CONDITIONS

SYMBOL	PARAMETER	LIMITS		UNIT
		Min	Max	
V _{CC}	DC supply voltage	4.5	5.5	V
V _I	Input voltage	0	V _{CC}	V
V _{IH}	High-level input voltage	2.0		V
V _{IL}	Low-level Input voltage		0.8	V
I _{OH}	High-level output current		-32	mA
I _{OL}	Low-level output current		64	mA
Δt/Δv	Input transition rise or fall rate	0	10	ns/V
T _{amb}	Operating free-air temperature range	-40	+85	°C

Data 10-bit bus transceiver (3-State)

MB2861

DC ELECTRICAL CHARACTERISTICS

SYMBOL	PARAMETER	TEST CONDITIONS	LIMITS					UNIT	
			$T_{amb} = +25^{\circ}\text{C}$			$T_{amb} = -40^{\circ}\text{C}$ to $+85^{\circ}\text{C}$			
			Min	Typ	Max	Min	Max		
V_{IK}	Input clamp voltage	$V_{CC} = 4.5\text{V}; I_{IK} = -18\text{mA}$		-0.9	-1.2		-1.2	V	
V_{OH}	High-level output voltage	$V_{CC} = 4.5\text{V}; I_{OH} = -3\text{mA}; V_I = V_{IL} \text{ or } V_{IH}$	2.5	2.9		2.5		V	
		$V_{CC} = 5.0\text{V}; I_{OH} = -3\text{mA}; V_I = V_{IL} \text{ or } V_{IH}$	3.0	3.4		3.0		V	
		$V_{CC} = 4.5\text{V}; I_{OH} = -32\text{mA}; V_I = V_{IL} \text{ or } V_{IH}$	2.0	2.4		2.0		V	
V_{OL}	Low-level output voltage	$V_{CC} = 4.5\text{V}; I_{OL} = 64\text{mA}; V_I = V_{IL} \text{ or } V_{IH}$		0.42	0.55		0.55	V	
I_I	Input leakage current Control pins	$V_{CC} = 5.5\text{V}; V_I = \text{GND or } 5.5\text{V}$		± 0.01	± 1.0		± 1.0	μA	
		$V_{CC} = 5.5\text{V}; V_I = \text{GND or } 5.5\text{V}$		± 5	± 100		± 100	μA	
I_{OFF}	Power-off leakage current	$V_{CC} = 0.0\text{V}; V_O \text{ or } V_I \leq 4.5\text{V}$		± 5.0	± 100		± 100	μA	
$I_{PD/PD}$	Power-up/down 3-State output current ³	$V_{CC} = 2.1\text{V}; V_O = 0.5\text{V}; V_I = \text{GND or } V_{CC}; V_{OE} = \text{Don't care}$		± 5.0	± 50		± 50	μA	
$I_{IH} + I_{OZH}$	3-State output High current	$V_{CC} = 5.5\text{V}; V_O = 2.7\text{V}; V_I = V_{IL} \text{ or } V_{IH}$		5.0	50		50	μA	
$I_{IL} + I_{OZL}$	3-State output Low current	$V_{CC} = 5.5\text{V}; V_O = 0.5\text{V}; V_I = V_{IL} \text{ or } V_{IH}$		-5.0	-50		-50	μA	
I_{CEX}	Output High leakage current	$V_{CC} = 5.5\text{V}; V_O = 5.5\text{V}; V_I = \text{GND or } V_{CC}$		5.0	50		50	μA	
I_O	Output current ¹	$V_{CC} = 5.5\text{V}; V_O = 2.5\text{V}$	-50	-80	-180	-50	-180	mA	
I_{CCH}	Quiescent supply current	$V_{CC} = 5.5\text{V}; \text{Outputs High, } V_I = \text{GND or } V_{CC}$		65	250		250	μA	
I_{CCL}		$V_{CC} = 5.5\text{V}; \text{Outputs Low, } V_I = \text{GND or } V_{CC}$		45	72		72	mA	
I_{CCZ}		$V_{CC} = 5.5\text{V}; \text{Outputs 3-State; } V_I = \text{GND or } V_{CC}$		65	250		250	μA	
ΔI_{CC}	Additional supply current per input pin ²	$V_{CC} = 5.5\text{V}; \text{one input at } 3.4\text{V}, \text{other inputs at } V_{CC} \text{ or GND}$		0.5	1.5		1.5	mA	

NOTES:

- Not more than one output should be tested at a time, and the duration of the test should not exceed one second.
- This is the increase in supply current for each input at 3.4V.
- This parameter is valid for any V_{CC} between 0V and 2.1V with a transition time of up to 10msec. From $V_{CC} = 2.1$ to $V_{CC} = 5\text{V} \pm 10\%$ a transition time of up to 100 μsec is permitted.

AC CHARACTERISTICS


 $GND = 0\text{V}, t_R = t_F = 2.5\text{ns}, C_L = 50\text{pF}, R_L = 500\Omega$

SYMBOL	PARAMETER	WAVEFORM	LIMITS					UNIT	
			$T_{amb} = +25^{\circ}\text{C}$ $V_{CC} = +5.0\text{V}$			$T_{amb} = -40^{\circ}\text{C}$ to $+85^{\circ}\text{C}$ $V_{CC} = +5.0\text{V} \pm 0.5\text{V}$			
			Min	Typ	Max	Min	Max		
t_{PLH} t_{PHL}	Propagation delay nAx to nBx or nBx to nAx	1	1.4 1.5	2.9 2.9	4.1 4.1	1.4 1.5	4.6 4.6	ns	
t_{PZH} t_{PZL}	Output enable time to High and Low level	2	1.5 2.0	3.0 3.6	3.9 4.8	1.5 2.0	4.6 5.3	ns	
t_{PHZ} t_{PLZ}	Output disable time from High and Low level	2	1.2 1.7	3.6 3.1	4.8 4.3	1.2 1.7	5.3 4.8	ns	


Data 10-bit bus transceiver (3-State)

MB2861

AC WAVEFORMS


 $V_M = 1.5V$, $V_{IN} = GND$ to $3.0V$ 

Waveform 1. Input to Output Propagation Delays




Waveform 2. 3-State Output Enable and Disable Times

TEST CIRCUIT AND WAVEFORM



Test Circuit for 3-State Outputs


 $V_M = 1.5V$
 Input Pulse Definition

SWITCH POSITION

TEST	SWITCH
t_{PLZ}	closed
t_{PZL}	closed
All other	open

DEFINITIONS

 R_T = Load resistor; see AC CHARACTERISTICS for value. C_L = Load capacitance includes jig and probe capacitance; see AC CHARACTERISTICS for value. R_T = Termination resistance should be equal to Z_{OUT} of pulse generators.

FAMILY	INPUT PULSE REQUIREMENTS				
	Amplitude	Rep. Rate	t_W	t_R	t_F
MB	3.0V	1MHz	500ns	2.5ns	2.5ns